



Low-Power, 2-Channel, 24-Bit Analog Front-End for Biopotential Measurements

Check for Samples: ADS1291, ADS1292, ADS1292R

# **FEATURES**

- Two Low-Noise PGAs and Two High-Resolution ADCs (ADS1292/2R)
- Low Power: 350 µW/channel
- Input-Referred Noise: 8 µV<sub>PP</sub> (150-Hz BW, G = 6)
- Input Bias Current: 200 pA
- Data Rate: 125 SPS to 8 kSPS
- CMRR: -105 dB
- Programmable Gain: 1, 2, 3, 4, 6, 8, or 12
  - Supplies: Unipolar or Bipolar
  - Analog: 2.7 V to 5.25 V
  - Digital: 1.7 V to 3.6 V
- Built-In Right Leg Drive Amplifier, Lead-Off **Detection, Test Signals**
- Integrated Respiration Impedance Measurement (ADS1292R)
- **Built-In Oscillator and Reference**
- Flexible Power-Down, Standby Mode .
- SPI<sup>™</sup>-Compatible Serial Interface
- Operating Temperature Range: -40°C to +85°C

# **APPLICATIONS**

- Medical Instrumentation (ECG) including:
  - Patient monitoring; Holter, event, stress, and vital signs including ECG, AED, telemedicine
  - Sports and fitness (heart rate, respiration, and ECG)
- High-Precision, Simultaneous, Multichannel Signal Acquisition

# DESCRIPTION


The ADS1291/2/2R are a family of multichannel, simultaneous sampling, 24-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs) with a built-in programmable gain amplifier (PGA). internal reference, and an onboard oscillator.

The ADS1291/2/2R incorporate all of the features that are commonly required in portable, low-power medical electrocardiogram (ECG), sports, and fitness applications.

With its high levels of integration and exceptional performance, the ADS1291/2/2R family enables the creation of scalable medical instrumentation systems at significantly reduced size, power, and overall cost.

The ADS1291/2/2R have a flexible input multiplexer per channel that can be independently connected to the internally-generated signals for test, temperature, and lead-off detection. Additionally, any configuration of input channels can be selected for derivation of the riaht lea drive (RLD) output signal. The ADS1291/2/2R operate at data rates up to 8 kSPS. Lead-off detection can be implemented internal to the device, using the device internal excitation current sink/source. The ADS1292R version includes a fully integrated respiration impedance measurement function.

The devices are packaged in a 5-mm × 5-mm, 32-pin thin quad flat pack (TQFP). Operating temperature is specified from -40°C to +85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

## ADS1291 ADS1292 ADS1292R

SBAS502-DECEMBER 2011



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

			ORDERING INF	ORMATION "		
PRODUCT	PACKAGE OPTION	NUMBER OF CHANNELS	ADC RESOLUTION	MAXIMUM SAMPLE RATE (kSPS)	OPERATING TEMPERATURE RANGE	RESPIRATION CIRCUITRY
ADS1291IPBS	TQFP	1	24	8	–40°C to +85°C	No
ADS1292IPBS	TQFP	2	24	8	–40°C to +85°C	No
ADS1292RIPBS	TQFP <sup>(2)</sup>	2	24	8	–40°C to +85°C	Yes

## FAMILY AND ORDERING INFORMATION<sup>(1)</sup>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

(2) Product preview device.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		ADS1291, ADS1292, ADS1292R	UNIT
AVDD to AVSS		-0.3 to +7	V
DVDD to DGND		-0.3 to +7	V
AGND to DGND		-0.3 to +0.3	V
Analog input to A	AVSS	AVSS – 0.3 to AVDD + 0.3	V
Digital input to D	VDD	DVSS – 0.3 to DVDD + 0.3	V
Input current to a	any pin except supply pins	±10	mA
la suit au una sat	Momentary	±100	mA
Input current	Continuous	±10	mA
Operating tempe	rature range, consumer grade	0 to +70	°C
Operating tempe	rature range, industrial-grade devices only	-40 to +85	°C
Storage tempera	ture range	-60 to +150	°C
Maximum junctio	n temperature (T <sub>J</sub> )	+150	°C
	Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins	±1000	V
ESD ratings	Charged device model (CDM) JEDEC standard 22, test method C101, all pins	±500	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



## **ELECTRICAL CHARACTERISTICS**

Minimum and maximum specifications apply from  $-40^{\circ}$ C to  $+85^{\circ}$ C. Typical specifications are at  $+25^{\circ}$ C. All specifications at DVDD = 1.8 V, AVDD – AVSS = 3 V<sup>(1)</sup>, V<sub>REF</sub> = 2.42 V, external f<sub>CLK</sub> = 512 kHz, data rate = 500 SPS, C<sub>FILTER</sub> = 4.7 nF<sup>(2)</sup>, and gain = 6, unless otherwise noted.

			ADS1291, ADS1292	, ADS1292R	
	PARAMETER	TEST CONDITIONS	MIN TY	YP MAX	UNIT
ANAL	DG INPUTS				
	Full-scale differential input voltage (AINP – AINN)		±V <sub>REF</sub> /GA	IN	V
	Input common-mode range		See the Input Common subsection of the PGA S Range sect	ettings and Input	
	Input capacitance		:	20	pF
		T <sub>A</sub> = +25°C, input = 1.5 V		±200	pА
	Input bias current (PGA chop = 8 kHz)	$T_A = -40^{\circ}C$ to +85°C, input = 1.5 V	:	±1	nA
		Chop rates other than 8 kHz	See Pace Detec	t section	
		No pull-up/pull-down current source	1000		MΩ
	DC input impedance	Current source lead-off detection (nA), AVSS + 0.3 V < AIN < AVDD - 0.3 V	50	00	MΩ
		Current source lead-off detection ( $\mu$ A), AVSS + 0.6 V < AIN < AVDD - 0.6 V	1(	00	MΩ
PGA P	ERFORMANCE				
	Gain settings		1, 2, 3, 4, 6,	8, 12	
	Bandwidth	With a 4.7-nF capacitor on PGA output (see PGA Settings and Input Range section for details)	8	3.5	kHz
ADC P	ERFORMANCE				
	Resolution		24		Bits
	Data rate	f <sub>CLK</sub> = 512 kHz	125	8000	SPS
CHAN	NEL PERFORMANCE (DC Performance)	L		ł	
		Gain = $6^{(3)}$ , 10 seconds of data		8	μV <sub>PP</sub>
	Input-referred noise	Gain = 6, 256 points, 0.5 seconds of data		8 11	μV <sub>PP</sub>
		Gain settings other than 6, data rate other than 500 SPS	See Noise Measuren	nents section	
	Integral nonlinearity	Full-scale with gain = 6, best fit		2	ppm
	Offset error		±10	00	μV
	Offset error drift			2	µV/°C
	Offset error with calibration			15	μV
	Gain error	Excluding voltage reference error	±C	0.1 ±0.2	% of FS
	Gain drift	Excluding voltage reference drift		2	ppm/°C
	Gain match between channels		C	).2	% of F
CHAN	NEL PERFORMANCE (AC performance)			I	
CMR R	Common-mode rejection ratio	f <sub>CM</sub> = 50 Hz, 60 Hz <sup>(4)</sup>	-105 -12	20	dB
PSRR	Power-supply rejection ratio	f <sub>PS</sub> = 50 Hz, 60 Hz		90	dB
	Crosstalk	f <sub>IN</sub> = 50 Hz, 60 Hz	-1:	20	dB
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 10 Hz input, gain = 6	10	07	dB
		10 Hz, -0.5 dBFs	-10	04	dB
THD	Total harmonic distortion	100 Hz, –0.5 dBFs		95	dB

(1) Performance is applicable for 5-V operation as well. Production testing for limits is performed at 3 V.

(2) C<sub>FILTER</sub> is the capacitor accross the PGA outputs; see the PGA Settings and Input Range section for details.

(3) Noise data measured in a 10-second interval. Test not performed in production. Input-referred noise is calculated with input shorted (without electrode resistance) over a 10-second interval.

(4) CMRR is measured with a common-mode signal of AVSS + 0.3 V to AVDD – 0.3 V. The values indicated are the minimum of the two channels.



## **ELECTRICAL CHARACTERISTICS (continued)**

Minimum and maximum specifications apply from  $-40^{\circ}$ C to  $+85^{\circ}$ C. Typical specifications are at  $+25^{\circ}$ C. All specifications at DVDD = 1.8 V, AVDD - AVSS = 3 V<sup>(1)</sup>, V<sub>REF</sub> = 2.42 V, external f<sub>CLK</sub> = 512 kHz, data rate = 500 SPS, C<sub>FILTER</sub> = 4.7 nF<sup>(2)</sup>, and gain = 6, unless otherwise noted.

			ADS1291, AD	S1292, A	DS1292R	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RIGHT	LEG DRIVE (RLD) AMPLIFIER					
	RLD integrated noise	BW = 150 Hz		1.4		$\mu V_{RMS}$
GBP	Gain bandwidth product	50 kΩ    10 pF load, gain = 1		100		kHz
SR	Slew rate	50 kΩ    10 pF load, gain = 1		0.07		V/µs
THD	Total harmonic distortion	f <sub>IN</sub> = 100 Hz, gain = 1		-85		dB
CMIR	Common-mode input range		AVSS + 0.3		AVDD - 0.3	V
	Common-mode resistor matching	Internal 200-kΩ resistor matching		0.1		%
SC	Short-circuit current			1.1		mA
	Quiescent power consumption	Either RLD or pace amplifier		5		μA
EAD-	OFF DETECT	<u>-</u>				
	Frequency	See Register Map section for settings	0	, f <sub>DR</sub> /4		kHz
		ILEAD_OFF [1:0] = 00		6		nA
		ILEAD_OFF [1:0] = 01		22		nA
	Current	ILEAD_OFF [1:0] = 10		6		μA
		ILEAD_OFF [1:0] = 11		22		μA
	Current accuracy			±10		%
	Comparator threshold accuracy			±10		mV
RESPI	RATION (ADS1292R)					
		Internal source		32, 64		kHz
	Frequency	External source	32		64	kHz
	Phase shift	See Register Map section for settings	0	112.5	168.75	Degree
	Impedance range	I <sub>RESP</sub> = 30 μA		2000	10,000	Ω
	Impedance measurement noise	0.05 Hz to 2 Hz, using $I_{RESP} = 30 \ \mu A$		TBD		$m\Omega_{PP}$
	Modulator current (max)	Internal reference		TBD		μΑ
EXTER						
		3-V supply V <sub>REF</sub> = (VREFP – VREFN)	2	2.5	VDD - 0.3	V
	Reference input voltage	5-V supply $V_{REF} = (VREFP - VREFN)$	2	4	VDD – 0.3	V
VREF N	Negative input			AVSS		V
VREF P	Positive input		AV	'SS + 2.5		V
	Input impedance			120		kΩ
NTER	NAL REFERENCE					
		Register bit CONFIG2.VREF_4V = 0		2.42		V
	Output voltage	Register bit CONFIG2.VREF_4V = 1		4.033		V
	Output current drive	Available for external use		100		μA
	V <sub>REF</sub> accuracy			±0.5		%
	Internal reference drift	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$		45		ppm/°C
	Start-up time	Settled to 0.2% with 10-µF capacitor on VREFP pin		100		ms
	Quiescent current consumption	· · · · · · · · · · · · · · · · · · ·		20		μA



# **ELECTRICAL CHARACTERISTICS (continued)**

Minimum and maximum specifications apply from  $-40^{\circ}$ C to  $+85^{\circ}$ C. Typical specifications are at  $+25^{\circ}$ C. All specifications at DVDD = 1.8 V, AVDD - AVSS = 3 V<sup>(1)</sup>, V<sub>REF</sub> = 2.42 V, external f<sub>CLK</sub> = 512 kHz, data rate = 500 SPS, C<sub>FILTER</sub> = 4.7 nF<sup>(2)</sup>, and gain = 6, unless otherwise noted.

			ADS1291, A	DS1292, ADS	1292R	
PARAMETI	ER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SYSTEM MONITORS						
Analog supply reading	error			1		%
Digital supply reading e	error			1		%
		From power-supply ramp after power-on reset (POR) to DRDY low		32		ms
Device wake up		From power-down mode to DRDY low		10		ms
		From STANDBY mode to DRDY low		10		ms
VCAP1 settling time		1% accuracy		0.5		S
Temperature sensor	Voltage	$T_A = +25^{\circ}C$		145		mV
reading	Coefficient			490		μV/°C
EST SIGNAL						
Signal frequency		See Register Map section for settings	At c	lc and 1 Hz		Hz
Signal voltage		See Register Map section for settings		±1		mV
Accuracy				±2		%
LOCK		•				
Internal oscillator clock	frequency	Nominal frequency		512		kHz
		T <sub>A</sub> = +25°C			±0.5	%
Internal clock accuracy		-40°C ≤ T <sub>A</sub> ≤ +85°C			±1.5	%
Internal oscillator start-	up time			32		μs
Internal oscillator powe	r consumption			30		μW
· · · · · · · · · · · · · · · · · · ·	·	CLKSEL pin = 0, CLK_DIV = 0	485	512	562.5	kHz
External clock input free	quency	CLKSEL pin = 0, CLK_DIV = 1	1.94	2.048	2.25	MHz
IGITAL INPUT/OUTPUT						
	V <sub>IH</sub> (DVDD = 1.8 V to 3.8 V)		0.8 DVDD	D	VDD + 0.1	V
	V <sub>IL</sub> (DVDD = 1.8 V to 3.8 V)		-0.1		0.2 DVDD	V
	V <sub>IH</sub> (DVDD = 1.7 V to 1.8 V)		DVDD - 0.2			V
Logic level	V <sub>IL</sub> (DVDD = 1.7 V to 1.8 V)				0.2	V
	V <sub>OH</sub> (DVDD = 1.7 V to 3.6 V)	I <sub>OH</sub> = -500 μA	0.9 DVDD			V
	V <sub>OL</sub> (DVDD = 1.7 V to 3.6 V)	I <sub>OL</sub> = +500 μA			0.1 DVDD	V
	Input current (I <sub>IN</sub> )	0 V < V <sub>DigitalInput</sub> < DVDD	-10		+10	μA
OWER-SUPPLY REQUIREM	ENTS					
Analog supply	AVDD – AVSS		2.7	3	5.25	V
Digital supply			1.7	1.8	3.6	V
AVDD – DVDD			-2.1		3.6	V
UPPLY CURRENT (RLD Am	plifier Turned Off)					
		AVDD – AVSS = 3 V		205		mA
Normal mode	I <sub>AVDD</sub>	AVDD – AVSS = 5 V		250		mA
normai mode		DVDD = 3 V		75		mA
	IDVDD	DVDD = 1.8 V		32		mA

Submit Documentation Feedback 5



## **ELECTRICAL CHARACTERISTICS (continued)**

Minimum and maximum specifications apply from –40°C to +85°C. Typical specifications are at +25°C. All specifications at DVDD = 1.8 V, AVDD – AVSS = 3 V<sup>(1)</sup>, V<sub>REF</sub> = 2.42 V, external  $f_{CLK}$  = 512 kHz, data rate = 500 SPS,  $C_{FILTER}$  = 4.7 nF<sup>(2)</sup>, and gain = 6, unless otherwise noted.

			ADS1291, AD	0S1292, ADS1	292R	
PARAMETER	र	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER DISSIPATION (Analog	Supply = 3 V, RLD	Amplifier Turned Off)			L.	
	ADS1292/2R	Normal mode		670	740	μW
Quiescent power	AD51292/2R	Standby mode		160		μW
dissipation	ADS1291	Normal mode		450	495	μW
	AD51291	Standby mode		160		μW
	ADS1292R	Normal mode		350		μW
Quiescent power dissipation, per channel	ADS1292	Normal mode		350		μW
alcolpation, por onarmor	ADS1291	Normal mode		400		μW
OWER DISSIPATION (Analog	Supply = 5 V, RLD	Amplifier Turned Off)				
	ADS1292/2R	Normal mode		1300		μW
Quiescent power	AD51292/2R	Standby mode		340		μW
dissipation	ADS1291	Normal mode		950		μW
	AD51291	Standby mode		340		μW
	ADS1292R	Normal mode		670		μW
Quiescent power dissipation, per channel	ADS1292	Normal mode		670		μW
	ADS1291	Normal mode		860		μW
OWER DISSIPATION IN POWI	ER-DOWN MODE					
Analog supply = 3 V	DVDD = 1.8 V			1		μW
Analog supply = $3^{\circ}$	DVDD = 3.3 V			4		μW
	DVDD = 1.8 V			5		μW
Analog supply = 5 V	DVDD = 3.3 V			10		μW
EMPERATURE						
Specified temperature ra	nge		-40		+85	°C
Operating temperature ra	ange		-40		+85	°C
Storage temperature ran	ge		-60		+150	°C

## THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	ADS1291, ADS1292, ADS1292R	UNITS
		PBS (TQFP)	GNITO
		32 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	68.4	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	25.9	
$\theta_{JB}$	Junction-to-board thermal resistance	30.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.5	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	24.3	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6



## PARAMETER MEASUREMENT INFORMATION

## NOISE MEASUREMENTS

The ADS1291/2/2R noise performance can be optimized by adjusting the data rate and PGA setting. As the averaging is increased by reducing the data rate, the noise drops correspondingly. Increasing the programmable gain amplifier (PGA) value reduces the input-referred noise, which is particularly useful when measuring low-level biopotential signals. Table 1 through Table 8 summarize the noise performance of the ADS1291/2/2R. The data are representative of typical noise performance at  $T_A = +25^{\circ}$ C. The data shown are the result of averaging the readings from multiple devices and are measured with the inputs shorted together. For the shown data rates, the ratio is approximately 6.6.

Table 1 through Table 8 show measurements taken with an internal reference. The data are also representative of the ADS1291/2/2R noise performance when using a low-noise external reference such as the REF5025.

In Table 1 through Table 8,  $\mu V_{RMS}$  and  $\mu V_{PP}$  are measured values. SNR, noise-free bits, ENOB, and dynamic range are calculated with Equation 1, Equation 2, and Equation 3.

 $SNR = ENOB \times 6.02$ 

Noise-Free Bits = 
$$2 \log \left( \frac{2 V_{REF}}{Gain \times Peak-to-Peak Nois} \right)$$
  
ENOB =  $2 \log \left( \frac{V_{REF}}{V_{REF}} \right)$ 

 $\sqrt{2}$  × Gain × RMS Noise

(3)

(1)

(2)

## Table 1. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 3-V Analog Supply and 2.42-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			Р	GA GAIN =	: 1			Р	GA GAIN =	2	
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μV <sub>RMS</sub>	μ <b>V</b> <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB	μV <sub>RMS</sub>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	1.5	10.3	121.0	18.83	20.10	0.8	5.6	120.0	18.71	19.94
001	250	65.5	2.2	14.4	117.8	18.34	19.58	1.2	7.5	117.1	18.29	19.46
010	500	131	3.0	18.9	115.1	17.95	19.11	1.7	10.9	113.9	17.75	18.91
011	1000	262	4.6	30.8	111.3	17.25	18.49	2.5	15.6	110.6	17.23	18.37
100	2000	524	10.1	99	104.5	15.57	17.36	5.3	48	104.0	15.60	17.28
101	4000	1048	55.2	563	89.7	13.06	14.91	26.0	265	90.3	13.14	15.00
110	8000	2096	287.3	2930	75.4	10.68	12.53	144.1	1470	75.4	10.67	12.52
111	n/a	n/a	—	—	—	_	—	—		—	_	

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

## Table 2. Input-Referred Noise (µV<sub>RMS</sub>/µV<sub>PP</sub>) 3-V Analog Supply and 2.42-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			Р	GA GAIN =	3	PGA GAIN = 4					
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μV <sub>RMS</sub>	μ <b>V</b> <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB	μ <b>V<sub>RMS</sub></b>	μ <b>V</b> <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	0.6	4.1	119.2	18.58	19.80	0.5	3.4	117.9	18.42	19.58
001	250	65.5	0.9	5.5	115.9	18.15	19.26	0.8	5.0	114.8	17.88	19.07
010	500	131	1.3	7.7	113.0	17.67	18.77	1.1	6.6	111.9	17.47	18.59
011	1000	262	1.9	12.0	109.5	17.02	18.19	1.6	10.3	108.7	16.83	18.06
100	2000	524	3.7	31	103.7	15.65	17.23	2.9	23	103.2	15.69	17.14
101	4000	1048	17.0	173	90.5	13.18	15.03	12.2	124	90.8	13.24	15.09
110	8000	2096	91.9	937	75.8	10.74	12.59	66.8	681	76.1	10.78	12.63
111	n/a	n/a	_	_	_	_	_	_	_	_	_	

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

Copyright © 2011, Texas Instruments Incorporated

Submit Documentation Feedback 7

ADS1291 ADS1292 ADS1292R SBAS502 – DECEMBER 2011



www.ti.com

## Table 3. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 3-V Analog Supply and 2.42-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			Р	GA GAIN =	6		PGA GAIN = 8				
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μV <sub>RMS</sub>	μ <b>V</b> <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB	μV <sub>RMS</sub>	μ <b>V</b> <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	0.5	3.0	115.9	18.04	19.26	0.4	2.6	114.0	17.82	18.94
001	250	65.5	0.7	4.1	112.8	17.58	18.73	0.6	3.9	111.0	17.22	18.44
010	500	131	0.9	5.6	109.9	17.14	18.25	0.8	5.5	108.0	16.75	17.93
011	1000	262	1.3	8.7	106.8	16.49	17.73	1.2	7.6	104.9	16.26	17.42
100	2000	524	2.2	16	102.1	15.64	16.96	2.0	14	100.7	15.36	16.72
101	4000	1048	7.5	77	91.5	13.34	15.19	5.5	56	91.7	13.39	15.24
110	8000	2096	42.7	436	76.4	10.84	12.69	31.3	319	76.6	10.88	12.73
111	n/a	n/a	_	_	_	_	_	_	_	_	_	_

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

# Table 4. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 3-V Analog Supply and 2.42-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			PC	GA GAIN =	12	
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μV <sub>RMS</sub>	μ <b>V</b> <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	0.4	2.5	111.3	17.31	18.48
001	250	65.5	0.5	3.5	108.4	16.81	18.01
010	500	131	0.8	5.0	105.0	16.29	17.44
011	1000	262	1.1	6.9	102.1	15.82	16.97
100	2000	524	1.7	11	98.6	15.21	16.38
101	4000	1048	3.5	36	92.0	13.44	15.29
110	8000	2096	20.1	205	76.9	10.93	12.78
111	n/a	n/a	_	_	_	_	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

# Table 5. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 5-V Analog Supply and 4.033-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			Р	GA GAIN =	= 1			Р	GA GAIN =	: 2	
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μ <b>V<sub>RMS</sub></b>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB	μ <b>V<sub>RMS</sub></b>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	1.6	10.2	124.9	19.58	20.75	0.9	5.4	124.3	19.50	20.65
001	250	65.5	2.2	13.3	122.3	19.20	20.31	1.2	8.1	121.3	18.91	20.15
010	500	131	3.1	18.9	119.3	18.69	19.82	1.7	10.6	118.2	18.52	19.63
011	1000	262	4.9	31.9	115.2	17.94	19.14	2.7	17.9	114.4	17.77	19.00
100	2000	524	15.5	167	105.2	15.55	17.48	7.5	80	105.5	15.62	17.53
101	4000	1048	89.6	959	90.0	13.03	14.95	45.0	481	89.9	13.02	14.94
110	8000	2096	460.1	4923	75.8	10.67	12.59	229.0	2450	75.8	10.67	12.59
111	n/a	n/a	—	—	_	—	_	—	_	—	—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.



# Table 6. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 5-V Analog Supply and 4.033-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			PGA GAIN = 3 PGA GAIN					GA GAIN =	: 4		
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μV <sub>RMS</sub>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB	μV <sub>RMS</sub>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	0.6	4.2	123.4	19.28	20.50	0.5	3.6	122.3	19.08	20.32
001	250	65.5	0.9	5.7	120.7	18.82	20.04	0.7	4.8	119.5	18.66	19.86
010	500	131	1.3	8.4	117.3	18.27	19.49	1.1	7.4	116.2	18.04	19.31
011	1000	262	2.0	13.3	113.5	17.62	18.85	1.6	11.0	112.7	17.48	18.72
100	2000	524	5.1	53	105.3	15.61	17.49	3.9	38	105.2	15.67	17.47
101	4000	1048	28.7	307	90.3	13.08	15.00	20.7	222	90.6	13.14	15.06
110	8000	2096	149.3	1598	76.0	10.70	12.62	111.8	1196	76.0	10.71	12.63
111	n/a	n/a	-	_	_	_	-	_	-	_	_	-

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

# Table 7. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 5-V Analog Supply and 4.033-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			Р	PGA GAIN = 6			PGA GAIN =			= 8	
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μV <sub>RMS</sub>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB	μV <sub>RMS</sub>	μ <b>ν</b> <sub>ΡΡ</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	0.5	3.0	120.4	18.78	19.99	0.4	2.7	118.5	18.48	19.68
001	250	65.5	0.6	4.0	117.5	18.36	19.52	0.6	3.8	115.7	18.01	19.21
010	500	131	0.9	6.0	114.3	17.75	18.99	0.8	5.3	112.8	17.53	18.74
011	1000	262	1.4	8.8	110.8	17.20	18.41	1.2	8.1	109.5	16.92	18.19
100	2000	524	2.8	24	104.6	15.74	17.38	2.3	18	103.6	15.73	17.22
101	4000	1048	13.3	142	91.0	13.20	15.12	9.3	100	91.5	13.29	15.21
110	8000	2096	71.5	765	76.4	10.77	12.69	52.3	560	76.6	10.80	12.72
111	n/a	n/a			—	—		_	—		—	—

(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

# Table 8. Input-Referred Noise ( $\mu V_{RMS}/\mu V_{PP}$ ) 5-V Analog Supply and 4.033-V Reference<sup>(1)</sup>

DR BITS	OUTPUT			PC	GA GAIN =	12	
OF CONFIG1 REGISTER	DATA RATE (SPS)	–3-dB BANDWIDTH (Hz)	μ <b>V<sub>RMS</sub></b>	μV <sub>PP</sub>	SNR	NOISE- FREE BITS	ENOB
000	125	32.75	0.4	2.6	115.7	17.96	19.21
001	250	65.5	0.5	3.4	112.9	17.59	18.75
010	500	131	0.8	5.2	109.8	16.96	18.24
011	1000	262	1.1	6.9	106.6	16.56	17.70
100	2000	524	1.9	14	101.9	15.57	16.83
101	4000	1048	5.9	63	92.0	13.37	15.29
110	8000	2096	33.8	362	76.9	10.85	12.77
111	n/a	n/a	_	_	_	_	—


(1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.

ADS1291 ADS1292 ADS1292R SBAS502 - DECEMBER 2011



www.ti.com

## TIMING CHARACTERISTICS



NOTE: SPI settings are CPOL = 0 and CPHA = 1.

Figure 1. Serial Interface Timing


Timing Requirements Fe	or Figure 1 <sup>(1)</sup>

		2.7 V ≤	DVDD ≤ 3.6 V	1.7 V ≤			
PARAMETER	DESCRIPTION	MIN	TYP MAX	MIN	TYP	MAX	UNIT
	Master clock period (CLK_DIV bit of LOFF_STAT register = 0)	1775	2170	1775		2170	ns
t <sub>CLK</sub>	Master clock period (CLK_DIV bit of LOFF_STAT register = 1)	444	542	444		542	ns
t <sub>CSSC</sub>	CS low to first SCLK, setup time	6		17			ns
t <sub>SCLK</sub>	SCLK period	50		66.6			ns
t <sub>SPWH, L</sub>	SCLK pulse width, high and low	15		25			ns
t <sub>DIST</sub>	DIN valid to SCLK falling edge: setup time	10		10			ns
t <sub>DIHD</sub>	Valid DIN after SCLK falling edge: hold time	10		11			ns
t <sub>DOPD</sub>	SCLK rising edge to DOUT valid		12			22	ns
t <sub>CSH</sub>	CS high pulse	2		2			t <sub>CLKs</sub>
t <sub>CSDOD</sub>	CS low to DOUT driven	10		20			ns
t <sub>sccs</sub>	Eighth SCLK falling edge to CS high	3		3			t <sub>CLKs</sub>
t <sub>SDECODE</sub>	Command decode time	4		4			t <sub>CLKs</sub>
t <sub>CSDOZ</sub>	CS high to DOUT Hi-Z		10			20	ns

(1) Specifications apply from –40°C to +85°C. Load on  $D_{OUT}$  = 20 pF || 100 k $\Omega.$ 



## **PIN CONFIGURATIONS**



Submit Documentation Feedback 11

ADS1292R SBAS502 – DECEMBER 2011

ADS1291

ADS1292

www.ti.com


PIN ASSIGNMENTS					
NAME	TERMINAL	FUNCTION	DESCRIPTION		
AVDD	12	Supply	Analog supply		
AVSS	13	Supply	Analog ground		
CLK	17	Digital input	Master clock input		
CLKSEL	14	Digital input	Master clock select		
CS	18	Digital input	Chip select		
DGND	24	Supply	Digital ground		
DIN	19	Digital input	SPI data in		
DOUT	21	Digital output	SPI data out		
DRDY	22	Digital output	Data ready; active low		
DVDD	23	Supply	Digital power supply		
GPIO1/RCLK1	26	Digital input/output	General-purpose I/O 1/Resp clock 1 (ADS1292R)		
GPIO2/RCLK2	25	Digital input/output	General-purpose I/O 2/Resp clock 2 (ADS1292R)		
IN1N <sup>(1)</sup>	3	Analog input	Differential analog negative input 1		
IN1P <sup>(1)</sup>	4	Analog input	Differential analog positive input 1		
IN2N <sup>(1)</sup>	5	Analog input	Differential analog negative input 2		
IN2P <sup>(1)</sup>	6	Analog input	Differential analog positive input 2		
PGA1N	1	Analog output	PGA1 inverting output		
PGA1P	2	Analog output	PGA1 noninverting output		
PGA2N	7	Analog output	PGA2 inverting output		
PGA2P	8	Analog output	PGA2 noninverting output		
PWDN/RESET	15	Digital input	Power-down/System reset; active low		
RESP_MODN/IN3N <sup>(1)</sup>	32	Analog input/output	N-side respiration excitation signal for respiration/auxiliary input 3N		
RESP_MODP/IN3P <sup>(1)</sup>	31	Analog input/output	P-side respiration excitation signal for respiration/auxiliary input 3P		
RLDIN/RLDREF	29	Analog input	Right leg drive input to MUX/RLD amplifier noninverting input; connect to AVDD if not used		
RLDINV	28	Analog input	Right leg drive inverting input; connect to AVDD if not used		
RLDOUT	30	Analog input	Right leg drive output		
SCLK	20	Digital input	SPI clock		
START	16	Digital input	Start conversion		
VCAP1	11	_	Analog bypass capacitor		
VCAP2	27	_	Analog bypass capacitor		
VREFN	10	Analog input	Negative reference voltage; must be connected to AVSS		
VREFP	9	Analog input/output	Positive reference voltage		


(1) Connect unused analog inputs to AVDD.






At T<sub>A</sub> = +25°C, AVDD = 3 V, AVSS = 0 V, DVDD = 1.8 V, internal VREFP = 2.42 V, VREFN = AVSS, external clock = 512 kHz, data rate = 500 SPS, and gain = 6, unless otherwise noted.







#### Figure 2.




rigure 5.







LEAKAGE CURRENT vs TEMPERATURE




## ADS1291 ADS1292 ADS1292R SBAS502 – DECEMBER 2011



www.ti.com



At  $T_A = +25^{\circ}C$ , AVDD = 3 V, AVSS = 0 V, DVDD = 1.8 V, internal VREFP = 2.42 V, VREFN = AVSS, external clock = 512 kHz, data rate = 500 SPS, and gain = 6, unless otherwise noted.




Copyright © 2011, Texas Instruments Incorporated



## **TYPICAL CHARACTERISTICS (continued)**

At T<sub>A</sub> = +25°C, AVDD = 3 V, AVSS = 0 V, DVDD = 1.8 V, internal VREFP = 2.42 V, VREFN = AVSS, external clock = 512 kHz, data rate = 500 SPS, and gain = 6, unless otherwise noted.



#### Figure 14.

TEST SIGNAL AMPLITUDE ACCURACY





Figure 15.



LEAD-OFF CURRENT SOURCE ACCURACY DISTRIBUTION




Figure 17.



## OVERVIEW

The ADS1291/2/2R are low-power, multichannel, simultaneously-sampling, 24-bit delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs) with integrated programmable gain amplifiers (PGAs). These devices integrate various electrocardiogram (ECG)-specific functions that make them well-suited for scalable ECG, sports, and fitness applications. The devices can also be used in high-performance, multichannel data acquisition systems by powering down the ECG-specific circuitry.

The ADS1291/2/2R have a highly programmable multiplexer that allows for temperature, supply, input short, and RLD measurements. Additionally, the multiplexer allows any of the input electrodes to be programmed as the patient reference drive. The PGA gain can be chosen from one of seven settings (1, 2, 3, 4, 6, 8, and 12). The ADCs in the device offer data rates from 125 SPS to 8 kSPS. Communication to the device is accomplished using an SPI-compatible interface. The device provides two general-purpose I/O (GPIO) pins for general use. Multiple devices can be synchronized using the START pin.

The internal reference can be programmed to either 2.42 V or 4.033 V. The internal oscillator generates a 512-kHz clock. The versatile right leg drive (RLD) block allows the user to choose the average of any combination of electrodes to generate the patient drive signal. Lead-off detection can be accomplished either by using an external pull-up/pull-down resistor or the device internal current source/sink. An internal ac lead-off detection feature is also available. Apart from the above features, the ADS1292R provides options for internal respiration circuitry. Figure 18 shows a block diagram for the ADS1291/2/2R.




Figure 18. Functional Block Diagram



## THEORY OF OPERATION

This section contains details of the ADS1291/2/2R internal functional elements. The analog blocks are discussed first followed by the digital interface. Blocks implementing ECG-specific functions are covered in the end.

Throughout this document,  $f_{CLK}$  denotes the frequency of the signal at the CLK pin,  $t_{CLK}$  denotes the period of the signal at the CLK pin,  $f_{DR}$  denotes the output data rate,  $t_{DR}$  denotes the time period of the output data, and  $f_{MOD}$  denotes the frequency at which the modulator samples the input.

## EMI FILTER

An RC filter at the input acts as an EMI filter on channels 1 and 2. The –3-dB filter bandwidth is approximately 3 MHz.

## **INPUT MULTIPLEXER**

The ADS1291/2/2R input multiplexers are very flexible and provide many configurable signal switching options. Figure 19 shows the multiplexer for the ADS1291/2/2R. Note that TESTP, TESTM, and RLDIN/RLDREF are common to both channels. INP and INN are separate for each of the three pins. This flexibility allows for significant device and sub-system diagnostics, calibration, and configuration. Selection of switch settings for each channel is made by writing the appropriate values to the CH1SET or CH2SET register (see the CH1SET and CH2SET Registers in the Register Map section for details). More details of the ECG-specific features of the multiplexer are discussed in the Input Multiplexer subsection of the ECG-Specific Functions.

### **Device Noise Measurements**

Setting CHnSET[3:0] = 0001 sets the common-mode voltage of (VREFP + VREFN)/2 to both inputs of the channel. This setting can be used to test the inherent noise of the device in the user system.


## Test Signals (TestP and TestN)

Setting CHnSET[3:0] = 0101 provides internally-generated test signals for use in sub-system verification at power-up. This functionality allows the entire signal chain to be tested out. Although the test signals are similar to the CAL signals described in the IEC60601-2-51 specification, this feature is not intended for use in compliance testing.

Control of the test signals is accomplished through register settings (see the *CONFIG2: Configuration Register 2* subsection in the *Register Map* section for details). INT\_TEST enables the test signal and TEST\_FREQ controls switching at the required frequency.

Texas Instruments

www.ti.com



NOTE: MVDD monitor voltage supply depends on channel number; see the Supply Measurements (MVDDP, MVDDN) section.

Figure 19. Input Multiplexer Block for Both Channels



#### Auxiliary Differential Input (RESP\_MODN/IN3N, RESP\_MODN/IN3P)

In applications where the respiration modulator output is not used, the RESP\_MODN/IN3N and RESP\_MODN/IN3P signals can be used as a third multiplexed differential input channel. These inputs can be multiplexed to either of the ADC channels.

### Temperature Sensor (TEMPP, TEMPN)

The ADS1291/2/2R contain an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density 16x that of the other, as shown in Figure 20. The difference in current densities of the diodes yields a difference in voltage that is proportional to absolute temperature.

As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks the PCB temperature closely. Note that self-heating of the ADS1291/2/2R causes a higher reading than the temperature of the surrounding PCB.

The scale factor of Equation 4 converts the temperature reading to °C. Before using this equation, the temperature reading code must first be scaled to  $\mu$ V.

Temperature (°C) = 
$$\begin{bmatrix} Temperature Reading (\mu V) - 145,300 \ \mu V \\ 490 \ \mu V/^{\circ}C \end{bmatrix} + 25^{\circ}C$$
(4)  
Temperature Sensor Monitor




Figure 20. Measurement of the Temperature Sensor in the Input

## Supply Measurements (MVDDP, MVDDN)

Setting CHnSET[2:0] = 011 sets the channel inputs to different supply voltages of the device. For channel 1 (MVDDP – MVDDN) is [0.5(AVDD + AVSS)]; for channel 2 (MVDDP – MVDDN) is DVDD/4. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'.

## Lead-Off Excitation Signals (LoffP, LoffN)

The lead-off excitation signals are fed into the multiplexer before the switches. The comparators that detect the lead-off condition are also connected to the multiplexer block before the switches. For a detailed description of the lead-off block, refer to the *Lead-Off Detection* subsection in the *ECG-Specific Functions* section.

#### Auxiliary Single-Ended Input

The RLDIN/RLDREF pin is primarily used for routing the right leg drive signal to any of the electrodes in case the right leg drive electrode falls off. However, the RLDIN/RLDREF pin can be used as a multiple single-ended input channel. The signal at the RLDIN/RLDREF pin can be measured with respect to the midsupply [(AVDD + AVSS)/2]. This measurement is done by setting the channel multiplexer setting MUXn[3:0] to '0010' in the CH1SET and CH2SET registers.

Copyright © 2011, Texas Instruments Incorporated



## ANALOG INPUT

The analog input to the ADS1291/2/2R is fully differential. Assuming PGA = 1, the differential input (INP – INN) can span between  $-V_{REF}$  to  $+V_{REF}$ . Note that the absolute range for INP and INN must be between AVSS – 0.3 V and AVDD + 0.3 V. Refer to Table 10 for an explanation of the correlation between the analog input and the digital codes. There are two general methods of driving the analog input of the ADS1291/2/2R: single-ended or differential, as shown in Figure 21 and Figure 22. Note that INP and INN are 180°C out-of-phase in the differential input method. When the input is single-ended, the INN input is held at the common-mode voltage, preferably at mid-supply. The INP input swings around the same common voltage and the peak-to-peak amplitude is the (common-mode + 1/2 V<sub>REF</sub>) and the (common-mode - 1/2 V<sub>REF</sub>). When the input is differential, the common-mode is given by (INP + INN)/2. Both the INP and INN inputs swing from (common-mode + 1/2 V<sub>REF</sub>) to common-mode - 1/2 V<sub>REF</sub>). For optimal performance, it is recommended that the ADS1291/2/2R be used in a differential configuration.




Figure 21. Methods of Driving the ADS1292/91/92R: Single-Ended or Differential




Figure 22. Using the ADS1291/2/2R in the Single-Ended and Differential Input Modes



## PGA SETTINGS AND INPUT RANGE

The PGA is a differential input/differential output amplifier, as shown in Figure 23. It has seven gain settings (1, 2, 3, 4, 6, 8, and 12) that can be set by writing to the CHnSET register (see the *CH1SET* and *CH2SET* Registers in the *Register Map* section for details). The ADS1291/2/2R have CMOS inputs and hence have negligible current noise.




Figure 23. PGA Implementation

The resistor string of the PGA that implements the gain has 360 k $\Omega$  of resistance for a gain of 6. This resistance provides a current path across the outputs of the PGA in the presence of a differential input signal. This current is in addition to the quiescent current specified for the device in the presence of a differential signal at the input. The output of PGA is filtered by an RC filter before it goes to the ADC. The filter is formed by an internal resistor  $R_S = 2 \ k\Omega$  and an external capacitor  $C_{FILTER}$  (4.7 nF, typical). This filter acts as an anti-aliasing filter with the –3-dB bandwidth of 8.4 kHz. The internal  $R_S$  resistor is accurate to 15% so actual bandwidth will vary. This RC filter also suppresses the glitch at the output of PGA caused by ADC sampling. The minimum value of  $C_{EXT}$  that can be used is 4 nF. A larger value  $C_{FILTER}$  capacitor can be used for increased attenution at higher frequencies for anti-aliasing purposes. The tradoff is that a larger capacitor value gives degraded THD performance. See Figure 24 for a diagram explaining the THD versus  $C_{FILTER}$  value for a 10 Hz input signal.




Figure 24. THD versus C<sub>FILTER</sub> Value

Special care must be taken in PCB layout to minimize the parasitic capacitance  $C_{P1}/C_{P2}$ . The absolute value of these capacitances must be less than 20 pF. Ideally,  $C_{FILTER}$  should be placed right at the pins to minimize these capacitors. Mismatch between these capacitors will lead to CMRR degradation. Assuming everything else is perfectly matched, the 60-Hz CMRR as a function of this mismatch is given by Equation 5.

$$CMRR = 20log \frac{Gain}{2\pi \times 2e3 \times \Delta C_{P} \times 60}$$

where 
$$\Delta C_P = C_{P1} - C_{P2}$$

(5)



(6)

For example, a mismatch of 20 pF with a gain of 6 limits the CMRR to 112 dB. If  $\Delta C_P$  is small, then the CMRR is limited by the PGA itself and is as specified in the Electrical Characteristics table. The PGA are chopped internally at either 8, 32, or 64 kSPS, as determined by the CHOP bits (see the *RLD\_SENS: Right Leg Drive Sense Selection* register, bits[7:6]). The digital decimation filter filters out the chopping ripple in the normal path so the chopping ripple is not a concern. If PGA output is used for hardware PACE detection, the chopping ripple must be filtered. First-order filtering is provided by the RC filter at the PGA output. Additional filtering may be needed to suppress the chopping ripple. If the PGA output is routed to other circuitry, a 20-k $\Omega$  series resistance must be added in the path near the C<sub>FILTER</sub> capacitor. The routing should be matched to maintain the CMRR performance.

## Input Common-Mode Range

The usable input common-mode range of the front end depends on various parameters, including the maximum differential input signal, supply voltage, PGA gain, etc. This range is described in Equation 6:

$$AVDD - 0.2 - \left[\frac{Gain V_{MAX\_DIFF}}{2}\right] > CM > AVSS + 0.2 + \left[\frac{Gain V_{MAX\_DIFF}}{2}\right]$$

where:

 $V_{MAX DIFF}$  = maximum differential signal at the input of the PGA

CM = common-mode range

For example:

If V\_DD = 3 V, gain = 6, and V\_MAX\_DIFF = 350 mV Then 1.25 V < CM < 1.75 V

## Input Differential Dynamic Range

The differential (INP – INN) signal range depends on the analog supply and reference used in the system. This range is shown in Equation 7.

$$Max (INP - INN) < \frac{V_{REF}}{Gain} ; \quad Full-Scale Range = \frac{\pm V_{REF}}{Gain} = \frac{2 V_{REF}}{Gain}$$
(7)

The 3-V supply, with a reference of 2.42 V and a gain of 6 for ECGs, is optimized for power with a differential input signal of approximately 300 mV. For higher dynamic range, a 5-V supply with a reference of 4.033 V (set by the VREF\_4V bit of the CONFIG2 register) can be used to increase the differential dynamic range.



## ADC $\Delta \Sigma$ Modulator

Each channel of the ADS1291/2/2R has a 24-bit  $\Delta\Sigma$  ADC. This converter uses a second-order modulator optimized for low-power applications. The modulator samples the input signal at the rate of  $f_{MOD} = f_{CLK}/4$  or  $f_{CLK}/16$ , as determined by the CLK\_DIV bit. In both cases, the sampling clock has a typical value of 128 kHz. As in the case of any  $\Delta\Sigma$  modulator, the noise of the ADS1291/2/2R is shaped until  $f_{MOD}/2$ , as shown in Figure 25. The on-chip digital decimation filters explained in the *Digital Decimation Filter* section can be used to filter out the noise at higher frequencies. These on-chip decimation filters also provide antialias filtering. This feature of the  $\Delta\Sigma$  converters drastically reduces the complexity of the analog antialiasing filters that are typically needed with nyquist ADCs.




Figure 25. Power Spectral Density (PSD) of a  $\Delta\Sigma$  Modulator (4-Bit Quantizer)

## DIGITAL DECIMATION FILTER

The digital filter receives the modulator output and decimates the data stream. By adjusting the amount of filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for higher data rates. Higher data rates are typically used in ECG applications for implement software pace detection and ac lead-off detection.

The digital filter on each channel consists of a third-order sinc filter. The decimation ratio on the sinc filters can be adjusted by the DR bits in the CONFIG1 register (see the *Register Map* section for details). This setting is a global setting that affects all channels and, therefore, in a device all channels operate at the same data rate.

## Sinc Filter Stage (sinx/x)

The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the filter from the modulator at the rate of  $f_{MOD}$ . The sinc filter attenuates the high-frequency noise of the modulator, then decimates the data stream into parallel data. The decimation rate affects the overall data rate of the converter.

Equation 8 shows the scaled Z-domain transfer function of the sinc filter.

$$|H(z)| = \left| \frac{1 - Z^{-N}}{1 - Z^{-1}} \right|^{3}$$

The frequency domain transfer function of the sinc filter is shown in Equation 9.

$$H(f) \mid = \left| \frac{\sin\left(\frac{N\pi f}{f_{MOD}}\right)}{N \times \sin\left(\frac{\pi f}{f_{MOD}}\right)} \right|^{3}$$

where:

N = decimation ratio

(9)


(8)

## ADS1291 ADS1292 ADS1292R SBAS502 – DECEMBER 2011



www.ti.com

The sinc filter has notches (or zeroes) that occur at the output data rate and multiples thereof. At these frequencies, the filter has infinite attenuation. Figure 26 shows the frequency response of the sinc filter and Figure 27 shows the roll-off of the sinc filter. With a step change at input, the filter takes  $3t_{DR}$  to settle. After a rising edge of the START signal, the filter takes  $t_{SETTLE}$  time to give the first data output. The settling time of the filters at various data rates are discussed in the *START* subsection of the *SPI Interface* section. Figure 28 and Figure 29 show the filter transfer function until  $f_{MOD}/2$  and  $f_{MOD}/16$ , respectively, at different data rates. Figure 30 shows the transfer function extended until  $4f_{MOD}$ . It can be seen that the passband of the ADS1291/2/2R repeats itself at every  $f_{MOD}$ . The input R-C anti-aliasing filters in the system should be chosen such that any interference in frequencies around multiples of  $f_{MOD}$  are attenuated sufficiently.








Figure 28. Transfer Function of On-Chip Decimation Filters Until f<sub>MOD</sub>/2




Figure 27. Sinc Filter Roll-Off






Figure 29. Transfer Function of On-Chip Decimation Filters Until f<sub>MOD</sub>/16








## REFERENCE

Figure 31 shows a simplified block diagram of the internal reference of the ADS1291/2/2R. The reference voltage is generated with respect to AVSS. The VREFN pin must always be connected to AVSS.



(1) For  $V_{REF} = 2.42 \text{ V}$ :  $R_1 = 100 \text{ k}\Omega$ ,  $R_2 = 200 \text{ k}\Omega$ , and  $R_3 = 200 \text{ k}\Omega$ . For  $V_{REF} = 4.033 \text{ V}$ :  $R_1 = 84 \text{ k}\Omega$ ,  $R_2 = 120 \text{ k}\Omega$ , and  $R_3 = 280 \text{ k}\Omega$ .

#### Figure 31. Internal Reference

The external band-limiting capacitors determine the amount of reference noise contribution. For high-end ECG systems, the capacitor values should be chosen such that the bandwidth is limited to less than 10 Hz, so that the reference noise does not dominate the system noise. When using a 3-V analog supply, the internal reference must be set to 2.42 V. In case of a 5-V analog supply, the internal reference can be set to 4.033 V by setting the VREF\_4V bit in the CONFIG2 register.

Alternatively, the internal reference buffer can be powered down and VREFP can be applied externally. Figure 32 shows a typical external reference drive circuitry. Power-down is controlled by the PD\_REFBUF bit in the CONFIG3 register. This power-down is also used to share internal references when two devices are cascaded. By default the device wakes up in external reference mode.




Figure 32. External Reference Driver



## CLOCK

The ADS1291/2/2R provide two different methods for device clocking: internal and external. Internal clocking is ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room temperature. Over the specified temperature range the accuracy varies; see the Electrical Characteristics. Clock selection is controlled by the CLKSEL pin and the CLK\_EN register bit.

The CLKSEL pin selects either the internal or external clock. The CLK\_EN bit in the CONFIG2 register enables and disables the oscillator clock to be output in the CLK pin. A truth table for these two pins is shown in Table 9. The CLK\_EN bit is useful when multiple devices are used in a daisy-chain configuration. It is recommended that during power-down the external clock be shut down to save power.

CLKSEL PIN	CONFIG1.CLK_EN BIT	CLOCK SOURCE	CLK PIN STATUS
0	Х	External clock	Input: external clock
1	0	Internal clock oscillator	3-state
1	1	Internal clock oscillator	Output: internal clock oscillator

### Table 9. CLKSEL Pin and CLK\_EN Bit

The ADS1291/2/2R have the option to choose between two different external clock frequencies (512 kHz or 2.048 MHz). This frequency is selected by setting the CLK\_DIV bit (bit 6) in the LOFF\_STAT register. The modulator must be clocked at 128 kHz, regardless of the external clock frequency. Figure 33 shows the relationship between the external clock ( $f_{CLK}$ ) and the modulator clock ( $f_{MOD}$ ). The default mode of operation is  $f_{CLK} = 512$  kHz. The higher frequency option has been provided to allow the SPI to run at a higher speed. SCLK can be only twice the speed of  $f_{CLK}$  during a register read and/or write. Having the 2.048 MHz option allows for register read and writes to be performed at SCLK speeds up to 4.096 MHz.




Figure 33. Relationship Between External Clock (f<sub>CLK</sub>) and Modulator Clock (f<sub>MOD</sub>)



## DATA FORMAT

The ADS1291/2/2R outputs 24 bits of data per channel in binary twos complement format, MSB first. The LSB has a weight of  $V_{REF}/(2^{23} - 1)$ . A positive full-scale input produces an output code of 7FFFFFh and the negative full-scale input produces an output code of 800000h. The output clips at these codes for signals exceeding full-scale. Table 10 summarizes the ideal output codes for different input signals. All 24 bits toggle when the analog input is at positive or negative full-scale.

INPUT SIGNAL, V <sub>IN</sub> (AINP – AINN)	IDEAL OUTPUT CODE <sup>(1)</sup>
≥ V <sub>REF</sub>	7FFFFh
$+V_{REF}/(2^{23}-1)$	000001h
0	000000h
-V <sub>REF</sub> /(2 <sup>23</sup> - 1)	FFFFFh
$\leq -V_{REF} (2^{23}/2^{23} - 1)$	800000h

## Table 10. Ideal Output Code versus Input Signal

(1) Excludes effects of noise, linearity, offset, and gain error.

## SPI INTERFACE

The SPI-compatible serial interface consists of four signals:  $\overline{CS}$ , SCLK, DIN, and DOUT. The interface reads conversion data, reads and writes registers, and controls the ADS1291/2/2R operation. The DRDY output is used as a status signal to indicate when data are ready. DRDY goes low when new data are available.

## Chip Select ( $\overline{CS}$ )

Chip select ( $\overline{CS}$ ) selects the ADS1291/2/2R for SPI communication.  $\overline{CS}$  must remain low for the entire duration of the serial communication. After the serial communication is finished, always wait four or more t<sub>CLK</sub> cycles before taking  $\overline{CS}$  high. When  $\overline{CS}$  is taken high, the serial interface is reset, SCLK and DIN are ignored, and DOUT enters a high-impedance state. DRDY asserts when data conversion is complete, regardless of whether  $\overline{CS}$  is high or low.

## Serial Clock (SCLK)

SCLK is the serial peripheral interface (SPI) serial clock. It is used to shift in commands and shift out data from the device. The serial clock (SCLK) features a Schmitt-triggered input and clocks data on the DIN and DOUT pins into and out of the ADS1291/2/2R. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally forcing a clock event. The absolute maximum limit for SCLK is specified in the *Serial Interface Timing* table. When shifting in commands with SCLK, make sure that the entire set of SCLKs is issued to the device. Failure to do so could result in the device serial interface being placed into an unknown state, requiring  $\overline{CS}$  to be taken high to recover.

For a single device, the minimum speed needed for the SCLK depends on the number of channels, number of bits of resolution, and output data rate. (For multiple cascaded devices, see the *Cascade Mode* subsection of the *Multiple Device Configuration* section.) The minimum speed can be calculated with Equation 10.

 $t_{SCLK} < (t_{DR} - 4t_{CLK})/(N_{BITS}N_{CHANNELS} + 24)$ 

(10)

For example, if the ADS1292R is used in a 500-SPS mode (2 channels, 24-bit resolution), the minimum SCLK speed is approximately 36 kHz.

Data retrieval can be done either by putting the device in RDATAC mode or by issuing a RDATA command for data on demand. The above SCLK rate limitation applies to RDATAC. For the RDATA command, the limitation applies if data must be read in between two consecutive DRDY signals. The above calculation assumes that there are no other commands issued in between data captures. SCLK can only be twice the speed of  $f_{CLK}$  during register reads and writes. For faster SPI interface, use  $f_{CLK} = 2.048$  MHz and set the CLK\_DIV register bit (in the LOFF\_STAT register) to '1'.



### Data Input (DIN)

The data input pin (DIN) is used along with SCLK to communicate with the ADS1291/2/2R (opcode commands and register data). The device latches data on DIN on the falling edge of SCLK.

### Data Output (DOUT)

The data output pin (DOUT) is used with SCLK to read conversion and register data from the ADS1291/2/2R. Data on DOUT are shifted out on the rising edge of SCLK. DOUT goes to a high-impedance state when  $\overline{CS}$  is high. In read data continuous mode (see the *SPI Command Definitions* section for more details), the DOUT output line also indicates when new data are available. This feature can be used to minimize the number of connections between the device and the system controller.

Figure 34 shows the data output protocol for ADS1292/2R.




Figure 34. SPI Bus Data Output for the ADS1292/2R (Two Channels)

#### **Data Retrieval**

Data retrieval can be accomplished in one of two methods. The read data continuous command (see the *RDATAC: Read Data Continuous* section) can be used to set the device in a mode to read the data continuously without sending opcodes. The read data command (see the *RDATA: Read Data* section) can be used to read just one data output from the device (see the *SPI Command Definitions* section for more details). The conversion data are read by shifting the data out on DOUT. The MSB of the data on DOUT is clocked out on the first SCLK rising edge. DRDY returns to high on the first SCLK falling edge. DIN should remain low for the entire read operation.

The number of bits in the data output depends on the number of channels and the number of bits per channel. For the ADS1292R, the number of data outputs is  $(24 \text{ status bits} + 24 \text{ bits} \times 2 \text{ channels}) = 72 \text{ bits}$ . The format of the 24 status bits is:  $(1100 + \text{LOFF}_STAT[4:0] + \text{GPIO}[1:0] + 13$  '0's). The data format for each channel data are twos complement and MSB first. When channels are powered down using the user register setting, the corresponding channel output is set to '0'. However, the sequence of channel outputs remains the same.

The ADS1291/2/2R also provide a multiple readback feature. The data can be read out multiple times by simply giving more SCLKs, in which case the MSB data byte repeats after reading the last byte.

## Data Ready (DRDY)

DRDY is an output. When it transitions low, new conversion data are ready. The CS signal has no effect on the data ready signal. The behavior of DRDY is determined by whether the device is in RDATAC mode or the RDATA command is being used to read data on demand. (See the *RDATAC: Read Data Continuous* and *RDATA: Read Data* subsections of the *SPI Command Definitions* section for further details).

When reading data with the RDATA command, the read operation can overlap the occurrence of the next DRDY without data corruption.

The START pin or the START command is used to place the device either in normal data capture mode or pulse data capture mode.



Figure 35 shows the relationship between DRDY, DOUT, and SCLK during data retrieval (in case of an ADS12<u>91/2/2</u>R with a selected data rate that gives 24-bit resolution). DOUT is latched out at the rising edge of SCLK. DRDY is pulled high at the falling edge of SCLK. Note that DRDY goes high on the first falling edge SCLK regardless of the status of CS and regardness of whether data are being retrieved from the device or a command is being sent through the DIN pin.





Figure 35.  $\overline{\text{DRDY}}$  with Data Retrieval ( $\overline{\text{CS}} = 0$ )

## GPIO

The ADS1291/2/2R have a total of two general-purpose digital I/O (GPIO) pins available in the normal mode of operation. The digital I/O pins are individually configurable as either inputs or as outputs through the GPIOC bits register. The GPIOD bits in the GPIO register control the level of the pins. When reading the GPIOD bits, the data returned are the logic level of the pins, whether they are programmed as inputs or outputs. When the GPIO pin is configured as an input, a write to the corresponding GPIOD bit has no effect. When configured as an output, a write to the GPIOD bit sets the output value.

If configured as inputs, these pins must be driven (do not float). The GPIO pins are set as inputs after power-on or after a reset. Figure 36 shows the GPIO port structure. The pins should be shorted to DGND with a series resistor if not used.





## Power-Down/Reset (PWDN/RESET)

The PWDN/RESET pins are shared. If PWDN/RESET is held low for longer than 2<sup>9</sup> f<sub>MOD</sub> clock cycles, the device is powered down. The implementation is such that the device is always reset when PWDN/RESET makes a transition from high to low. If the device is powered down it is reset first and then if 2<sup>10</sup> clock elapses it is powered down. Hence, all registers must be rewritten after power up.

There are two methods to reset the ADS1291/2/2R: pull the  $\overline{PWDN}/\overline{RESET}$  pin low, or send the RESET opcode command. When using the  $\overline{PWDN}/\overline{RESET}$  pin, take it low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the  $\overline{PWDN}/\overline{RESET}$  pin back high. The RESET command takes effect on the eighth SCLK falling edge of the opcode command. On reset it takes 18 t<sub>CLK</sub> cycles to complete initialization of the configuration registers to the default states and start the conversion cycle. Note that an internal RESET is automatically issued to the digital filter whenever the CONFIG1, RESP1, and RESP2 registers are set to a new value with a WREG command.

Copyright © 2011, Texas Instruments Incorporated




## START

The START pin must be set high or the START command sent to begin conversions. When START is low or if the START command has not been sent, the device does not issue a DRDY signal (conversions are halted).

When using the START opcode to control conversion, hold the START pin low. The ADS1291/2/2R feature two modes to control conversion: continuous mode and single-shot mode. The mode is selected by SINGLE\_SHOT (bit 7 of the CONFIG1 register). In multiple device configurations the START pin is used to synchronize devices (see the *Multiple Device Configuration* subsection of the *SPI Interface* section for more details).

## Settling Time

The settling time ( $t_{SETTLE}$ ) is the time it takes for the converter to output fully settled data when the START signal is pulled high. Once START is pulled high, DRDY is also pulled high. The next falling edge of DRDY indicates that data are ready. Figure 37 shows the timing diagram and Table 11 shows the settling time for different data rates. The settling time depends on  $f_{CLK}$  and the decimation ratio (controlled by the DR[2:0] bits in the CONFIG1 register). Refer to Table 10 for the settling time as a function of  $t_{MOD}$ . Note that when START is held high and there is a step change in the input signal, it takes 3  $t_{DR}$  for the filter to settle to the new value. Settled data are available on the fourth DRDY pulse. Settling time number uncertainty is one  $t_{MOD}$  cycle. Therefore, it is recommended to add one  $t_{MOD}$  cycle delay before issuing SCLK to retrieve data.



(1) Settling time uncertainty is one t<sub>MOD</sub> cycle.

## Figure 37. Settling Time

DR[2:0]	SETTLING TIME <sup>(1)</sup>	UNIT <sup>(2)</sup>
000	4100	t <sub>MOD</sub>
001	2052	t <sub>MOD</sub>
010	1028	t <sub>MOD</sub>
011	516	t <sub>MOD</sub>
100	260	t <sub>MOD</sub>
101	132	t <sub>MOD</sub>
110	68	t <sub>MOD</sub>
111	_	_

### Table 11. Settling Time for Different Data Rates


(1) Settling time uncertainty is one t<sub>MOD</sub> cycle.

(2)  $t_{MOD} = 4 t_{CLK}$  for CLK\_DIV = 0 and  $t_{MOD} = 16 t_{CLK}$  for CLK\_DIV = 1.




### **Continuous Mode**

Conversions begin when the START pin is taken high or when the START opcode command is sent. As seen in Figure 38, the DRDY output goes high when conversions are started and goes low when data are ready. Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted. When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to complete. Figure 39 and Table 12 show the required timing of DRDY to the START pin and the START/STOP opcode commands when controlling conversions in this mode. To keep the converter running continuously, the START pin can be permanently tied high. Note that when switching from pulse mode to continuous mode, the START signal is pulsed or a STOP command must be issued followed by a START command. This conversion mode is ideal for applications that require a fixed continuous stream of conversions results.



(1) START and STOP opcode commands take effect on the seventh SCLK falling edge.

### Figure 38. Continuous Conversion Mode



(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

Figure 39. START to DRDY Timing

SYMBOL	DESCRIPTION	MIN	UNIT
tsdsu	START pin low or STOP opcode to $\overline{\text{DRDY}}$ setup time to halt further conversions	8	t <sub>MOD</sub>
t <sub>DSHD</sub>	START pin low or STOP opcode to complete current conversion	8	t <sub>MOD</sub>

#### Table 12. Timing Characteristics for Figure 39<sup>(1)</sup>

(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.



#### Single-Shot Mode

The single-shot mode is enabled by setting the SINGLE\_SHOT bit in the CONFIG1 register to '1'. In single-shot mode, the ADS1291/2/2R perform a single conversion when the START pin is taken high or when the START opcode command is sent. As seen in Figure 39, when a conversion is complete, DRDY goes low and further conversions are stopped. Regardless of whether the conversion data are read or not, DRDY remains low. To begin a new conversion, take the START pin low and then back high, or transmit the START opcode again. When switching from continuous mode to pulse mode, make sure the START signal is pulsed or issue a STOP command followed by a START command.

This conversion mode is provided for applications that require non-standard or non-continuous data rates. Issuing a START command or toggling the START pin high resets the digital filter, effectively dropping the data rate by a factor of four. Note that this mode leaves the system more susceptible to aliasing effects, requiring more complex analog anti-aliasing filters at the inputs. Loading on the host processor increases because it must toggle the START pin or send a START command to initiate a new conversion cycle.




Figure 40. DRDY with No Data Retrieval in Single-Shot Mode


## MULTIPLE DEVICE CONFIGURATION

The ADS1291/2/2R are designed to provide configuration flexibility when m<u>ultiple</u> devices are used in a system. The serial interface typically needs four signals: DIN, DOUT, SCLK, and CS. With one additional chip select signal per device, multiple devices can be connected together. The number of signals needed to interface *n* devices is 3 + n.

The right leg drive amplifiers can be daisy-chained as explained in the *RLD Configuration with Multiple Devices* subsection of the *ECG-Specific Functions* section. To use the internal oscillator in a daisy-chain configuration, one of the devices must be set as the master for the clock source with the internal oscillator enabled (CLKSEL pin = 1) and the internal oscillator clock brought out of the device by setting the CLK\_EN register bit to '1'. This master device clock is used as the external clock source for the other devices.



When using multiple devices, the devices can be synchronized with the START signal. The delay from START to the DRDY signal is fixed for a fixed data rate (see the *START* subsection of the *SPI Interface* section for more details on the settling times). Figure 41 shows the behavior of two devices when synchronized with the START signal.



(1) Start pulse must be at least one  $t_{\mbox{MOD}}$  cycle wide.

(2) Settling time number uncertainty is one  $t_{MOD}$  cycle.



## **Standard Mode**

Figure 42 shows a configuration with two devices cascaded together. One of the devices is an ADS1292R (two-channel with RESP) and the other is an ADS1292 (two-channel). Together, they create a system with four channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected by the corresponding CS being driven to logic 1, the DOUT of this device is high-impedance. This structure allows the other device to take control of the DOUT bus.




Figure 42. Multiple Device Configurations



## **SPI COMMAND DEFINITIONS**

The ADS1291/2/2R provide flexible configuration control. The opcode commands, summarized in Table 13, control and configure the operation of the ADS1291/2/2R. The opcode commands are stand-alone, except for the register read and register write operations that require a second command byte plus data.  $\overline{CS}$  can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA command are decoded by the ADS1291/2/2R on the seventh falling edge of SCLK. The register read/write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling  $\overline{CS}$  high after issuing a command.

### Table 13. Command Definitions

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE
System Comman	nds		
WAKEUP	Wake-up from standby mode	0000 0010 (02h)	
STANDBY	Enter standby mode	0000 0100 (04h)	
RESET	Reset the device	0000 0110 (06h)	
START	Start/restart (synchronize) conversions	0000 1000 (08h)	
STOP	Stop conversion	0000 1010 (0Ah)	
OFFSETCAL	Channel offset calibration	0001 1010 (1Ah)	
Data Read Comr	nands		
RDATAC	Enable Read Data Continuous mode. This mode is the default mode at power-up. <sup>(1)</sup>	0001 0000 (10h)	
SDATAC	Stop Read Data Continuously mode	0001 0001 (11h)	
RDATA	Read data by command; supports multiple read back.	0001 0010 (12h)	
Register Read C	ommands		
RREG	Read <i>n nnnn</i> registers starting at address <i>r rrrr</i>	001 <i>r rrrr</i> (2xh) <sup>(2)</sup>	000 <i>n nnnn</i> <sup>(2)</sup>
WREG	Write <i>n nnnn</i> registers starting at address <i>r rrrr</i>	010 <i>r rrrr</i> (4xh) <sup>(2)</sup>	000 <i>n nnnn</i> <sup>(2)</sup>

(1) When in RDATAC mode, the RREG command is ignored.

(2) n nnnn = number of registers to be read/written – 1. For example, to read/write three registers, set n nnnn = 0 (0010). r rrrr = starting register address for read/write opcodes.

#### WAKEUP: Exit STANDBY Mode

This opcode exits the low-power standby mode; see the *STANDBY: Enter STANDBY Mode* subsection of the *SPI Command Definitions* section. Time is required when exiting standby mode (see the Electrical Characteristics for details). There are no restrictions on the SCLK rate for this command and it can be issued any time. Any following command must be sent after 4 t<sub>CLK</sub> cycles.

## STANDBY: Enter STANDBY Mode

This opcode command enters the low-power standby mode. All parts of the circuit are shut down except for the reference section. The standby mode power consumption is specified in the Electrical Characteristics. There are no restrictions on the SCLK rate for this command and it can be issued any time. Do not send any other command other than the wakeup command after the device enters the standby mode.

## **RESET: Reset Registers to Default Values**

This command resets the digital filter cycle and returns all register settings to the default values. See the *Reset* (*RESET*) subsection of the *SPI Interface* section for more details. There are no restrictions on the SCLK rate for this command and it can be issued any time. It takes 9 f<sub>MOD</sub> cycles to execute the RESET command. Avoid sending any commands during this time.



#### **START: Start Conversions**

This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress this command has no effect. The STOP opcode command is used to stop conversions. If the START command is immediately followed by a STOP command then have a gap of 4  $t_{CLK}$  cycles between them. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the *START* subsection of the *SPI Interface* section for more details.) There are no restrictions on the SCLK rate for this command and it can be issued any time.

## **STOP: Stop Conversions**

This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. There are no restrictions on the SCLK rate for this command and it can be issued any time.


## **OFFSETCAL:** Channel Offset Calibration

This command is used to cancel the channel offset. The CALIB\_ON bit in the RESP2 register must be set to '1' before issuing this command. OFFSETCAL must be executed every time there is a change in the PGA gain settings.

## **RDATAC: Read Data Continuous**

This opcode enables the output of conversion data on each DRDY without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the default mode of the device and the device defaults in this mode on power-up.

RDATAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAC mode, a SDATAC command must be issued before any other commands can be sent to the device. There is no restriction on the SCLK rate for this command. However, the subsequent data retrieval SCLKs or the SDATAC opcode command should wait at least 4  $t_{CLK}$  cycles. The timing for RDATAC is shown in Figure 43. As Figure 43 shows, there is a *keep out* zone of 4  $t_{CLK}$  cycles around the DRDY pulse where this command cannot be issued in. If no data are retrieved from the device, DOUT and DRDY behave similarly in this mode. To retrieve data from the device after RDATAC command is issued, make sure either the START pin is high or the START command is issued. Figure 43 shows the recommended way to use the RDATAC command. RDATAC is ideally suited for applications such as data loggers or recorders where registers are set once and do not need to be re-configured.



(1)  $t_{UPDATE} = 4 \times t_{CLK}$ . Do not read data during this time.

## Figure 43. RDATAC Usage




#### **SDATAC: Stop Read Data Continuous**

This opcode cancels the Read Data Continuous mode. There is no restriction on the SCLK rate for this command, but the following command must wait for 4  $t_{CLK}$  cycles.

#### **RDATA: Read Data**

Issue this command after DRDY goes low to read the conversion result (in Stop Read Data Continuous mode). There is no restriction on the SCLK rate for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the occurrence of the next DRDY without data corruption. Figure 44 shows the recommended way to use the RDATA command. RDATA is best suited for ECG- and EEG-type systems where register setting must be read or changed often between conversion cycles.



#### Figure 44. RDATA Usage

### Sending Multi-Byte Commands

The ADS1291/2/2R serial interface decodes commands in bytes and requires 4  $t_{CLK}$  cycles to decode and execute. Therefore, when sending multi-byte commands, a 4  $t_{CLK}$  period must separate the end of one byte (or opcode) and the next.

Assume CLK is 512 kHz, then  $t_{SDECODE}$  (4  $t_{CLK}$ ) is 7.8125 µs. When SCLK is 16 MHz, one byte can be transferred in 500 ns. This byte transfer time does not meet the  $t_{SDECODE}$  specification; therefore, a delay must be inserted so the end of the second byte arrives 7.3125 µs later. If SCLK is 1 MHz, one byte is transferred in 8 µs. Because this transfer time exceeds the  $t_{SDECODE}$  specification, the processor can send subsequent bytes without delay. In this later scenario, the serial port can be programmed to cease single-byte transfer per cycle to multiple bytes.




#### **RREG: Read From Register**

This opcode reads register data. The Register Read command is a two-byte opcode followed by the output of the register data. The first byte contains the command opcode and the register address. The second byte of the opcode specifies the number of registers to read -1.

First opcode byte: 001*r rrrr*, where *r rrrr* is the starting register address.

Second opcode byte: 000*n* nnnn, where *n* nnnn is the number of registers to read – 1.

The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in Figure 45. When the device is in read data continuous mode it is necessary to issue a SDATAC command before the RREG command can be issued. The RREG command can be issued at any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the *Serial Clock (SCLK)* subsection of the *SPI Interface* section for more details. Note that CS must be low for the entire command.



#### Figure 45. RREG Command Example: Read Two Registers Starting from Register 00h (ID Register) (OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001)

#### WREG: Write to Register

This opcode writes register data. The Register Write command is a two-byte opcode followed by the input of the register data. The first byte contains the command opcode and the register address.

The second byte of the opcode specifies the number of registers to write -1.

First opcode byte: 010*r rrrr*, where *r rrrr* is the starting register address.

Second opcode byte: 000n nnnn, where n nnnn is the number of registers to write -1.

After the opcode bytes, the register data follows (in MSB-first format), as shown in Figure 46. The WREG command can be issued at any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the *Serial Clock (SCLK)* subsection of the *SPI Interface* section for more details. Note that CS must be low for the entire command.




Figure 46. WREG Command Example: Write Two Registers Starting from 00h (ID Register) (OPCODE 1 = 0100 0000, OPCODE 2 = 0000 0001)

ADS1291

ADS1292R SBAS502 – DECEMBER 2011



## **REGISTER MAP**

Table 14 describes the various ADS1291/2/2R registers.

		RESET VALUE								
ADDRESS	REGISTER	(Hex)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Device Setting	gs (Read-Only Reg	isters)		·						
00h	ID	XX	REV_ID7	REV_ID6	REV_ID5	1	0	0	REV_ID1	REV_ID0
Global Setting	gs Across Channel	s		·						
01h	CONFIG1	02	SINGLE_ SHOT	0	0	0	0	DR2	DR1	DR0
02h	CONFIG2	80	1	PDB_LOFF_ COMP	PDB_REFBUF	VREF_4V	CLK_EN	0	INT_TEST	TEST_FREQ
03h	LOFF	10	COMP_TH2	COMP_TH1	COMP_TH0	1	ILEAD_OFF1	ILEAD_OFF0	0	FLEAD_OFF
Channel-Spec	ific Settings									
04h	CH1SET	00	PD1	GAIN1_2	GAIN1_1	GAIN1_0	MUX1_3	MUX1_2	MUX1_1	MUX1_0
05h	CH2SET	00	PD2	GAIN2_2	GAIN2_1	GAIN2_0	MUX2_3	MUX2_2	MUX2_1	MUX2_0
06h	RLD_SENS	00	CHOP1	CHOP0	PDB_RLD	RLD_LOFF_ SENS	RLD2N	RLD2P	RLD1N	RLD1P
07h	LOFF_SENS	00	0	0	FLIP2	FLIP1	LOFF2N	LOFF2P	LOFF1N	LOFF1P
08h	LOFF_STAT	00	0	CLK_DIV	0	RLD_STAT (read only)	IN2N_OFF	IN2P_OFF	IN1N_OFF	IN1P_OFF
GPIO and Oth	er Registers									
09h	RESP1	00	RESP_ DEMOD_EN1	RESP_MOD_ EN	RESP_PH3	RESP_PH2	RESP_PH1	RESP_PH0	1	RESP_CTRL
0Ah	RESP2	02	CALIB_ON	0	0	0	0	RESP_FREQ	RLDREF_INT	1
0Bh	GPIO	0C	0	0	0	0	GPIOC2	GPIOC1	GPIOD2	GPIOD1

#### **Table 14. Register Assignments**

#### **User Register Description**

#### ID: ID Control Register (Factory-Programmed, Read-Only)

Address = 00h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
REV_ID7	REV_ID6	REV_ID5	1	0	0	REV_ID1	REV_ID0

The ID Control Register is programmed during device manufacture to indicate device characteristics.

#### Bits[7:5] REV\_ID[7:5]: Revision identification

000 = RESERVED 001 = RESERVED 010 = ADS1x9x device 011 = ADS1292R device 100 = RESERVED 101 = RESERVED 110 = RESERVED 111 = RESERVED Reads high

## Bits[3:2] Reads low

Bit 4

# Bits[1:0] REV\_ID[1:0]: Revision identification

00 = ADS1191 01 = ADS1192 10 = ADS1291 11 = ADS1292/2R



## **CONFIG1: Configuration Register 1**

Address = 01h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SINGLE_SHOT	0	0	0	0	DR2	DR1	DR0

Configuration Register 1 configures each ADC channel sample rate.

Bit 7	SINGLE_SHOT: Single-shot c	onversion	
	This bit sets the conversion mo 0 = Continuous conversion moo 1 = Single-shot mode		
Bits[6:3]	Must be set to '0'		
Bits[2:0]	DR[2:0]: Channel oversampli	ng ratio	
	These bits determine the overs	ampling ratio of both channel	1 and channel 2.
	BIT	OVERSAMPLING RATIO	DATA RATE <sup>(1)</sup>
	000	f <sub>MOD</sub> /1024	125 SPS
	001	f <sub>MOD</sub> /512	250 SPS
	010	f <sub>MOD</sub> /256	500 SPS (default)
	011	f <sub>MOD</sub> /128	1 kSPS
	100	f <sub>MOD</sub> /64	2 kSPS
	101	f <sub>MOD</sub> /32	4 kSPS
	110	f <sub>MOD</sub> /16	8 kSPS
	111	Do not use	Do not use
(1) f <sub>CLK</sub> = 51	2 kHz and CLK_DIV = 0 or $f_{CLK}$ =	2.048 MHz and CLK_DIV = 1	



#### **CONFIG2: Configuration Register 2**

#### Address = 02h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
1	PDB_LOFF_ COMP	PDB_REFBUF	VREF_4V	CLK_EN	0	INT_TEST	TEST_FREQ

Configuration Register 2 configures the test signal, clock, reference, and LOFF buffer.

Bit 7 Must be set to '1' Bit 6 PDB\_LOFF\_COMP: Lead-off comparator power-down This bit powers down the lead-off comparators. 0 = Lead-off comparators disabled (default) 1 = Lead-off comparators enabled Bit 5 PDB\_REFBUF: Reference buffer power-down This bit powers down the internal reference buffer so that the external reference can be used. 0 = Reference buffer is powered down (default) 1 = Reference buffer is enabled Bit 4 VREF 4V: Enables 4-V reference This bit chooses between 2.42-V and 4.033-V reference. 0 = 2.42-V reference (default) 1 = 4.033-V reference Bit 3 **CLK EN: CLK connection** This bit determines if the internal oscillator signal is connected to the CLK pin when an internal oscillator is used. 0 = Oscillator clock output disabled (default) 1 = Oscillator clock output enabled Bit 2 Must be set to '0' Bit 1 **INT\_TEST:** Test signal selection This bit determines whether the test signal is turned on or off. 0 = Off (default)1 = On; amplitude =  $\pm(VREFP - VREFN)/2420$ Bit 0 **TEST\_FREQ:** Test signal frequency This bit determines the test signal frequency. 0 = At dc (default)1 = Square wave at 1 Hz



### LOFF: Lead-Off Control Register

Address = 03h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
COMP_TH2	COMP_TH1	COMP_TH0	1	ILEAD_OFF1	ILEAD_OFF0	0	FLEAD_OFF

The Lead-Off Control Register configures the lead-off detection operation.

#### Bits[7:5] COMP\_TH[2:0]: Lead-off comparator threshold

These bits determine the lead-off comparator threshold. See the Lead-Off Detection subsection of the ECG-Specific Functions section for a detailed description.

#### Comparator positive side

000 = 95% (default) 001 = 92.5% 010 = 90% 011 = 87.5% 100 = 85% 101 = 80% 110 = 75% 111 = 70% 000 = 5% (default)

## Comparator negative side

001 = 7.5% 010 = 10% 011 = 12.5% 100 = 15% 101 = 20% 110 = 25% 111 = 30%

#### Bit 4 Must be set to '1'

Bit 1

#### Bits[3:2] ILEAD\_OFF[1:0]: Lead-off current magnitude

These bits determine the magnitude of current for the current lead-off mode. 00 = 6 nA (default) 01 = 22 nA  $10 = 6 \ \mu A$  $11 = 22 \,\mu A$ Must be set to '0'

#### Bit 0 FLEAD\_OFF: Lead-off frequency

This bit selects ac or dc lead-off.

- 0 = At dc lead-off detect (default)
- 1 = At ac lead-off detect at  $f_{DR}/4$  (500 Hz for an 2-kHz output rate)



#### CH1SET: Channel 1 Settings

#### Address = 04h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD1	GAIN1_2	GAIN1_1	GAIN1_0	MUX1_3	MUX1_2	MUX1_1	MUX1_0

The CH1SET Control Register configures the power mode, PGA gain, and multiplexer settings channels. See the *Input Multiplexer* section for details.

#### Bit 7 PD1: Channel 1 power-down

0 = Normal operation (default) 1 = Channel 1 power-down<sup>(1)</sup>

#### Bits[6:4] GAIN1[2:0]: Channel 1 PGA gain setting

These bits determine the PGA gain setting for channel 1.

000 = 6 (default) 001 = 1 010 = 2 011 = 3 100 = 4

101 = 8

110 = 12

#### Bits[3:0] MUX1[3:0]: Channel 1 input selection

These bits determine the channel 1 input selection.

- 0000 = Normal electrode input (default)
- 0001 = Input shorted (for offset measurements)
- 0010 = RLD\_MEASURE
- $0011 = MVDD^{(2)}$  for supply measurement
- 0100 = Temperature sensor
- 0101 = Test signal
- 0110 = RLD\_DRP (positive input is connected to RLDIN)
- 0111 = RLD\_DRM (negative input is connected to RLDIN)
- 1000 = RLD\_DRPM (both positive and negative inputs are connected to RLDIN)
- 1001 = Route IN3P and IN3N to channel 1 inputs
- 1010 = Reserved
- (1) When powering down channel 1, make sure the input multiplexer is set to input short configuration. Bits[3:0] = 001.
- (2) For channel 1, (MVDDP MVDDN) is [0.5(AVDD + AVSS)]; for channel 2, (MVDDP MVDDN) is DVDD/4. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'.



ADS1291

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD2	GAIN2_2	GAIN2_1	GAIN2_0	MUX2_3	MUX2_2	MUX2_1	MUX2_0

The CH2SET Control Register configures the power mode, PGA gain, and multiplexer settings channels. See the Input Multiplexer section for details.

#### Bit 7 PD2: Channel 2 power-down

0 = Normal operation (default) 1 = Channel 2 power-down<sup>(1)</sup>

#### Bits[6:4] GAIN2[2:0]: Channel 2 PGA gain setting

These bits determine the PGA gain setting for channel 2.

000 = 6 (default)
001 = 1
010 = 2
011 = 3
100 = 4
101 = 8

#### 110 = 12 Bits[3:0] MUX2[3:0]: Channel 2 input selection

These bits determine the channel 2 input selection.

- 0000 = Normal electrode input (default)
- 0001 = Input shorted (for offset measurements)
- 0010 = RLD\_MEASURE
- 0011 = VDD/2 for supply measurement
- 0100 = Temperature sensor
- 0101 = Test signal
- 0110 = RLD\_DRP (positive electrode is the driver)
- 0111 = RLD\_DRN (negative electrode is the driver)
- 1000 = Reserved
- 1001 = Route IN3P and IN3N to channel 2 inputs
- 1010 = Reserved
- (1) When powering down channel 2 and for ADS1291, make sure the input multiplexer is set to input short configuration. Bits[3:0] = 001.



#### RLD\_SENS: Right Leg Drive Sense Selection

Address = 06h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CHOP1	CHOP0	PDB_RLD	RLD_LOFF_ SENS	RLD2N	RLD2P	RLD1N	RLD1P

This register controls the selection of the positive and negative signals from each channel for right leg drive derivation. See the *Right Leg Drive (RLD DC Bias Circuit)* subsection of the *ECG-Specific Functions* section for details.

Bits[7:6]	CHOP[1:0]: Chop frequency
	These bits determine PGA chop frequency $00 = f_{MOD}/16$ 01 = Reserved $10 = f_{MOD}/2$ $11 = f_{MOD}/4$
Bit 5	PDB_RLD: RLD buffer power
	This bit determines the RLD buffer power state. 0 = RLD buffer is powered down (default) 1 = RLD buffer is enabled
Bit 4	RLD_LOFF_SENSE: RLD lead-off sense function
	This bit enables the RLD lead-off sense function. 0 = RLD lead-off sense is disabled (default) 1 = RLD lead-off sense is enabled
Bit 3	RLD2N: Channel 2 RLD negative inputs
	This bit controls the selection of negative inputs from channel 2 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN2N
Bit 2	RLD2P: Channel 2 RLD positive inputs
	This bit controls the selection of positive inputs from channel 2 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN2P
Bit 1	RLD1N: Channel 1 RLD negative inputs
	This bit controls the selection of negative inputs from channel 1 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN1N
Bit 0	RLD1P: Channel 1 RLD positive inputs
	This bit controls the selection of positive inputs from channel 1 for right leg drive derivation. 0 = Not connected (default) 1 = RLD connected to IN1P

#### LOFF\_SENS: Lead-Off Sense Selection

Address = 07h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	FLIP2	FLIP1	LOFF2N	LOFF2P	LOFF1N	LOFF1P

This register selects the positive and negative side from each channel for lead-off detection. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details. Note that the LOFF\_STAT register bits should be ignored if the corresponding LOFF\_SENS bits are set to '1'.

Bits[7:6]	Must be set to '0'
Bit 5	FLIP2: Current direction selection
	This bit controls the direction of the current used for lead-off derivation for channel 2. 0 = Disabled (default) 1 = Enabled
Bit 4	FLIP1: Current direction selection
	This bit controls the direction of the current used for lead-off derivation for channel 1. 0 = Disabled (default) 1 = Enabled
Bit 3	LOFF2N: Channel 2 lead-off detection negative inputs
	This bit controls the selection of negative input from channel 2 for lead-off detection. 0 = Disabled (default) 1 = Enabled
Bit 2	LOFF2P: Channel 2 lead-off detection positive inputs
	This bit controls the selection of positive input from channel 2 for lead-off detection. 0 = Disabled (default) 1 = Enabled
Bit 1	LOFF1N: Channel 1 lead-off detection negative inputs
	This bit controls the selection of negative input from channel 1 for lead-off detection. 0 = Disabled (default) 1 = Enabled
Bit 0	LOFF1P: Channel 1 lead-off detection positive inputs
	This bit controls the selection of positive input from channel 1 for lead-off detection. 0 = Disabled (default)

1 = Enabled



#### LOFF\_STAT: Lead-Off Status

Address = 08h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	CLK_DIV	0	RLD_STAT (read only)	IN2N_OFF (read only)	IN2P_OFF (read only)	IN1N_OFF (read only)	IN1P_OFF (read only)

This register stores the status of whether the positive or negative electrode on each channel is on or off. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details. Ignore the LOFF\_STAT values if the corresponding LOFF\_SENS bits are not set to '1'.

'0' is lead-on (default) and '1' is lead-off. When the LOFF\_SENS bits[3:0] are '0', the LOFF\_STAT bits should be ignored.

Bit 7	Must be set to '0'
Bit 6	CLK_DIV : Clock divider selection
	This bit sets the modultar divider ratio between $f_{CLK}$ and $f_{MOD}$ . Two external clock values are supported: 512 kHz and 2.048 MHz. $0 = f_{CLK}$ and $f_{MOD}/4$ (default, use when $f_{CLK} = 512$ kHz) $1 = f_{CLK}$ and $f_{MOD}/16$ (use when $f_{CLK} = 2.048$ MHz)
Bit 5	Must be set to '0'
Bit 4	RLD_STAT: RLD lead-off status
	This bit determines the status of RLD. 0 = RLD is connected (default) 1 = RLD is not connected
Bit 3	IN2N_OFF: Channel 2 negative electrode status
	This bit determines if the channel 2 negative electrode is connected or not. 0 = Connected (default) 1 = Not connected
Bit 2	IN2P_OFF: Channel 2 positive electrode status
	This bit determines if the channel 2 positive electrode is connected or not. 0 = Connected (default) 1 = Not connected
Bit 1	IN1N_OFF: Channel 1 negative electrode status
	This bit determines if the channel 1 negative electrode is connected or not. 0 = Connected (default) 1 = Not connected
Bit 0	IN1P_OFF: Channel 1 positive electrode status
	This bit determines if the channel 1 positive electrode is connected or not. 0 = Connected (default) 1 = Not connected



#### **RESP1: Respiration Control Register 1**

Address = 09h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RESP_ DEMOD_EN1	RESP_MOD_ EN	RESP_PH3	RESP_PH2	RESP_PH1	RESP_PH0	1	RESP_CTRL

This register controls the respiration functionality. This register applies to the ADS1292R version only. For the ADS1291 and ADS1292 devices, 02h must be written to the RESP1 register.

#### Bit 7 RESP\_DEMOD\_EN1: Enables respiration demodulation circuitry

This bit enables/disables the demodulation circuitry on channel 1. 0 = RESP demodulation circuitry turned off (default) 1 = RESP demodulation circuitry turned on

#### Bit 6 RESP\_MOD\_EN: Enables respiration modulation circuitry

This bit enables/disables the modulation circuitry on channel 1. 0 = RESP modulation circuitry turned off (default) 1 = RESP modulation circuitry turned on

#### Bits[5:2] RESP\_PH[3:0]: Respiration phase<sup>(1)</sup>

These bits control the phase of the respiration demodulation control signal.

RESP_PH[3:0]	RESP_CLK = 32kHz	RESP_CLK = 64kHz
0000	0° (default)	0° (default)
0001	11.25°	22.5°
0010	22.5°	45°
0011	33.75°	67.5°
0100	45°	90°
0101	56.25°	112.5°
0110	67.5°	135°
0111	78.75°	157.5°
1000	90°	Not available
1001	101.25°	Not available
1010	112.5°	Not available
1011	123.75°	Not available
1100	135°	Not available
1101	146.25°	Not available
1110	157.5°	Not available
1111	168.75°	Not available

(1) The RESP\_PH3 bit is ignored when RESP\_CLK = 64 kHz.

#### Bit 1 Must be set to '1'

#### Bit 0 RESP\_CTRL: Respiration control

This bit sets the mode of the respiration circuitry. 0 = Internal respiration with internal clock 1 = Internal respiration with external clock



#### **RESP2:** Respiration Control Register 2

#### Address = 0Ah

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CALIB_ON	0	0	0	0	RESP_FREQ	RLDREF_INT	1

This register controls the respiration and calibration functionality.

#### Bit 7 CALIB\_ON: Calibration on

This bit is used to enable offset calibration. 0 = Off (default)1 = On

#### Bits[6:3] Must be '0'

#### Bit 2 RESP\_FREQ: Respiration control frequency (ADS1292R only)

This bit controls the respiration control frequency when RESP\_CTRL = 0. This bit must be written with '1' for the ADS1291 and ADS1292. 0 = 32 kHz (default)

1 = 64 kHz

#### Bit 1 RLDREF\_INT: RLDREF signal

This bit determines the RLDREF signal source. 0 = RLDREF signal fed externally 1 = RLDREF signal (AVDD – AVSS)/2 generated internally (default)

Bit 0 Must be set to '1'

### GPIO: General-Purpose I/O Register

Address = 0Bh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	0	0	GPIOC2	GPIOC1	GPIOD2	GPIOD1

This register controls the GPIO pins.

#### Bits[7:4] Must be '0'

#### Bits[3:2] GPIOC[2:1]: GPIO 1 and 2 control

These bits determine if the corresponding GPIOD pin is an input or output. 0 = Output1 = Input (default)

#### Bits[1:0] GPIOD[2:1]: GPIO 1 and 2 data


These bits are used to read and write data to the GPIO ports. When reading the register, the data returned correspond to the state of the GPIO external pins, whether they are programmed as inputs or as outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect. GPIO is not available in certain respiration modes.



## **ECG-SPECIFIC FUNCTIONS**

## **INPUT MULTIPLEXER (REROUTING THE RIGHT LEG DRIVE SIGNAL)**

The input multiplexer has ECG-specific functions for the right leg drive signal. The RLD signal is available at the RLDOUT pin once the appropriate channels are selected for the RLD derivation, feedback elements are installed external to the chip, and the loop is closed. This signal can be fed after filtering or fed directly into the RLDIN pin, as shown in Figure 47. This RLDIN signal can be multiplexed into any one of the input electrodes by setting the MUX bits of the appropriate channel set registers to '0110' for P-side or '0111' for N-side. Figure 47 shows the RLD signal generated from channel 1 and routed to the N-side of channel 2. This feature can be used to dynamically change the electrode that is used as the reference signal to drive the patient body. Note that the corresponding channel cannot be used and can be powered down.



(1) Typical values for example only.


## Figure 47. Example of RLDOUT Signal Configured to be Routed to IN2N

ADS1291 ADS1292 ADS1292R SBAS502 – DECEMBER 2011



## Input Multiplexer (Measuring the Right Leg Drive Signal)

Also, the RLDOUT signal can be routed to a channel (that is not used for the calculation of RLD) for measurement. Figure 48 shows the register settings to route the RLDIN signal to channel 2. The measurement is done with respect to the voltage (AVDD + AVSS)/2. This feature is useful for debugging purposes during product development.



(1) Typical values for example only.


Figure 48. RLDOUT Signal Configured to be Read Back by Channel 2



## LEAD-OFF DETECTION

Patient electrode impedances are known to decay over time. It is necessary to continuously monitor these electrode connections to verify a suitable connection is present. The ADS1291/2/2R lead-off detection functional block provides significant flexibility to the user to choose from various lead-off detection strategies. Though called lead-off detection, this is in fact an *electrode-off* detection.

The basic principle is to inject an excitation signal and measure the response to find out if the electrode is off. As shown in the lead-off detection functional block diagram in Figure 49, this circuit provides two different methods of determining the state of the patient electrode. The methods differ in the frequency content of the excitation signal. Lead-off can be selectively done on a per channel basis using the LOFF\_SENS register. Also, the internal excitation circuitry can be disabled and just the sensing circuitry can be enabled.



NOTE: The R<sub>P</sub> value must be selected in order to be below the maximum allowable current flow into a patient (in accordance with the relevant specification the latest revision of IEC 60601).

### Figure 49. Lead-Off Detection

ADS1291

ADS1292R

SBAS502-DECEMBER 2011



#### DC Lead-Off

In this method, the lead-off excitation is with a dc signal. The dc excitation signal can be chosen from either an external pull-up/pull-down resistor or a current source/sink, as shown in Figure 50. One side of the channel is pulled to supply and the other side is pulled to ground. The internal current source and current sink can be swapped by setting the FLIP1 and FLIP2 bits in the LOFF\_SENS register. In case of current source/sink, the magnitude of the current can be set by using the ILEAD\_OFF[1:0] bits in the LOFF register. The current source/sink gives larger input impedance compared to the 10-M $\Omega$  pull-up/pull-down resistor.




Figure 50. DC Lead-Off Excitation Options

Sensing of the response can be done either by looking at the digital output code from the device or by monitoring the input voltages with an on-chip comparator. If either of the electrodes is off, the pull-up resistors and/or the pull-down resistors saturate the channel. By looking at the output code it can be determined that either the P-side or the N-side is off. To pinpoint which one is off, the comparators must be used. The input voltage is also monitored using a comparator and a 4-bit digital-to-analog converter (DAC) whose levels are set by the COMP\_TH[2:0] bits in the LOFF register. The output of the comparators are stored in the LOFF\_STAT register. These two registers are available as a part of the output data stream. (See the *Data Output Protocol (DOUT)* subsection of the <u>SPI Interface section</u>.) If dc lead-off is not used, the lead-off comparators can be powered down by setting the PD\_LOFF\_COMP bit in the CONFIG2 register.

An example procedure to turn on dc lead-off is given in the Lead-Off subsection of the Quick-Start Guide section.

### AC Lead-Off

In this method, an out-of-band ac signal is used for excitation. The ac signal is generated by alternatively providing an internal current source and current sink at the input with a fixed frequency. The excitation frequency is a function of the output data rate and is  $f_{DR}/4$ . This out-of-band excitation signal is passed through the channel and measured at the output.

Sensing of the ac signal is done by passing the signal through the channel to digitize it and measure at the output. The ac excitation signals are introduced at a frequency that is above the band of interest, generating an out-of-band differential signal that can be filtered out separately and processed. By measuring the magnitude of the excitation signal at the output spectrum, the lead-off status can be calculated. Therefore, the ac lead-off detection can be accomplished simultaneously with the ECG signal acquisition.



#### **RLD Lead-Off**

The ADS1291/2/2R provide two modes for determining whether the RLD is correctly connected:

- RLD lead-off detection during normal operation
- RLD lead-off detection during power-up


The following sections provide details of the two modes of operation.

## **RLD Lead-Off Detection During Normal Operation**

During normal operation, the ADS1291/2/2R RLD lead-off at power-up function cannot be used because it is necessary to power off the RLD amplifier.

### **RLD Lead-Off Detection At Power-Up**

This feature is included in the ADS1291/2/2R for use in determining whether the right leg electrode is suitably connected. At power-up, the ADS1291/2/2R provides a procedure to determine the RLD electrode connection status using a current sink, as shown in Figure 51. The reference level of the comparator is set to determine the acceptable RLD impedance threshold.



NOTE: The  $R_P$  value must be selected in order to be below the maximum allowable current flow into a patient (in accordance with the relevant specification the latest revision of IEC 60601).

### Figure 51. RLD Lead-Off Detection at Power-Up

When the RLD amplifier is powered on, the current source has no function. Only the comparator can be used to sense the voltage at the output of the RLD amplifier. The comparator thresholds are set by the same LOFF[7:5] bits used to set the thresholds for other negative inputs.

ADS1291

ADS1292R


SBAS502-DECEMBER 2011



### Right Leg Drive (RLD DC Bias Circuit)

The right leg drive (RLD) circuitry is used as a means to counter the common-mode interference in a ECG system as a result of power lines and other sources, including fluorescent lights. The RLD circuit senses the common-mode of a selected set of electrodes and creates a negative feedback loop by driving the body with an inverted common-mode signal. The negative feedback loop restricts the common-mode movement to a narrow range, depending on the loop gain. Stabilizing the entire loop is specific to the individual user system based on the various poles in the loop. The ADS1291/2/2R integrates the muxes to select the channel and an operational amplifier. All the amplifier terminals are available at the pins, allowing the user to choose the components for the feedback loop. The circuit shown in Figure 52 shows the overall functional connectivity for the RLD bias circuit.

The reference voltage for the right leg drive can be chosen to be internally generated (AVDD + AVSS)/2 or it can be provided externally with a resistive divider. The selection of an internal versus external reference voltage for the RLD loop is defined by writing the appropriate value to the RLDREF\_INT bit in the RESP2 register.



(1) Typical values.

### Figure 52. RLD Channel Selection

If the RLD function is not used, the amplifier can be powered down using the PDB\_RLD bit. This bit is also used in daisy-chain mode to power-down all but one of the RLD amplifiers.

The functionality of the RLDIN pin is explained in the *Input Multiplexer* section.



### RLD Configuration with Multiple Devices

Figure 53 shows multiple devices connected to an RLD.




Figure 53. RLD Connection for Multiple Devices

## PACE DETECT

The ADS1291/2 provide flexibility for PACE detection by using an external hardware. The external hardware approach is made possible by bringing out the output of the PGA at pins: PGA1P, PGA1N and PGA2P, PGA2N.

External hardware circuitry can be used to detect the presence of the pulse. The output of the PACE detection logic can then be fed into the device through one of the GPIO pins. The GPIO data are transmitted through the SPI port and loaded 2 t<sub>CLK</sub>s before DRDY goes low.

When in pace detection mode, the chopping ripple can interfere with pace detect in hardware. It is therefore preffered to chop thee PGA at a higher frequency (32 kHz or 64 kHz). The RC filter at the PGA output, suppresses this ripple to a reasonable level. Additionally, suppression can be obtained with an additional RC stage. The trade-off with chopping the PGA at a higher frequency is an increase in the input bias current. Figure 6 shows bias current versus input voltage for three different chop frequencies.

## RESPIRATION

The ADS1292R provides two options for respiration: internal respiration with external clock and internal respiration with internal clock, as shown in Table 15.


RESP_CTRL	DESCRIPTION
0	Internal respiration with internal clock
1	Internal respiration with external clock

#### Table 15. Respiration Control



### Internal Respiration Circuitry with Internal Clock (ADS1292R)

This mode is set by RESP\_CTRL = 0. Figure 54 shows a block diagram of the internal respiration circuitry. The internal modulation and demodulator circuitry can be selectively used. The modulation block is controlled by the RESP\_MOD\_EN bit and the demodulation block is controlled by the RESP\_DEMOD\_EN bit. The modulation signal is a square wave of the magnitude VREFP – AVSS. When the internal modulation circuitry is used, the output of the modulation circuitry is available at the RESP\_MODP and RESP\_MODM pins of the device. This availability allows custom filtering to be added to the square wave modulation signal. In this mode, GPIO1 and GPIO2 can be used for other purposes. The modulation frequency of the respiration circuit is set by the RESP\_FREQ bits.





## Internal Respiration Circuitry with External Clock (ADS1292R)

This mode is set by  $RESP\_CTRL = 1$ . In this mode GPIO1 and GPIO2 are automatically configured as inputs. GPIO1 and GPIO2 cannot be used for other purposes.



## QUICK-START GUIDE

## PCB LAYOUT


## **Power Supplies and Grounding**

The ADS1291/2/2R have two supplies: AVDD and DVDD. AVDD should be as quiet as possible. AVDD provides the supply to the charge pump block and has transients at  $f_{CLK}$ . It is important to eliminate noise from AVDD that is non-synchronous with the ADS1291/2/2R operation. Each supply of the ADS1291/2/2R should be bypassed with 10-µF and a 0.1-µF solid ceramic capacitors. It is recommended that placement of the digital circuits (DSP, microcontrollers, FPGAs, etc.) in the system is done such that the return currents on those devices do not cross the analog return path of the ADS1291/2/2R. The ADS1291/2/2R can be powered from unipolar or bipolar supplies.

The capacitors used for decoupling can be of the surface-mount, low-cost, low-profile multi-layer ceramic type. In most cases the VCAP1 capacitor can also be a multi-layer ceramic, but in systems where the board is subjected to high or low frequency vibration, it is recommend that a non-ferroelectric capacitor such as a tantalum or class 1 capacitor (for example, COG or NPO) be installed. EIA class 2 and class 3 dielectrics (such as X7R, X5R, X8R, etc.) are ferroelectric. The piezoelectric property of these capacitors can appear as electrical noise coming from the capacitor. When using internal reference, noise on the VCAP1 node results in performance degradation.

### Connecting the Device to Unipolar (+3 V/+1.8 V) Supplies

Figure 55 illustrates the ADS1291/2/2R connected to a unipolar supply. In this example, the analog supply (AVDD) is referenced to analog ground (AVSS) and the digital supply (DVDD) is referenced to digital ground (DGND).




NOTE: Place the capacitors for supply, reference, VCAP1, and VCAP2 as close to the package as possible.

Figure 55. Single-Supply Operation



## Connecting the Device to Bipolar (±1.5 V/1.8 V) Supplies

Figure 56 illustrates the ADS1291/2/2R connected to a bipolar supply. In this example, the analog supplies connect to the device analog supply (AVDD). This supply is referenced to the device analog return (AVSS), and the digital supply (DVDD) is referenced to the device digital ground return (DGND).



NOTE: Place the capacitors for supply, reference, VCAP1, and VCAP2 as close to the package as possible.

#### Figure 56. Bipolar Supply Operation

#### Shielding Analog Signal Paths

As with any precision circuit, careful PCB layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins and AVSS. These analog input pins are high-impedance and extremely sensitive to extraneous noise. The AVSS pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the input bias current of the ADS1291/2/2R if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.



## POWER-UP SEQUENCING

Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in Figure 57. At this time, begin supplying the master clock signal to the CLK pin. Wait for time  $t_{POR}$ , then transmit a RESET pulse. After releasing RESET, the configuration register must be programmed, see the *CONFIG1: Configuration Register 1* subsection of the *Register Map* section for details. The power-up sequence timing is shown in Table 16.




Figure 57. Power-Up Timing Diagram

### Table 16. Power-Up Sequence Timing

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNIT
t <sub>POR</sub>	Wait after power-up until reset	2 <sup>12</sup>			t <sub>MOD</sub>
t <sub>RST</sub>	Reset low width	1			t <sub>MOD</sub>

## SETTING THE DEVICE FOR BASIC DATA CAPTURE

This section outlines the procedure to configure the device in a basic state and capture data. This procedure is intended to put the device in a data sheet condition to check if the device is working properly in the user's system. It is recommended that this procedure be followed initially to get familiar with the device settings. Once this procedure has been verified, the device can be configured as needed. For details on the timings for commands refer to the appropriate sections in the data sheet. Also, some sample programming codes are added for the ECG-specific functions. Figure 58 details a flow chart of the configuration procedure.

### Lead-Off

Sample code to set dc lead-off with current source/sink resistors on all channels


WREG LOFF 10h // Comparator threshold at 95% and 5%, current source/sink resistor // DC lead-off

WREG CONFIG2 E0h // Turn-on dc lead-off comparators

WREG LOFF\_SENS 0Fh // Turn on both P- and N-side of all channels for lead-off sensing

Observe the status bits of the output data stream to monitor lead-off status.









## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ADS1291IPBS	ACTIVE	TQFP	PBS	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
ADS1291IPBSR	ACTIVE	TQFP	PBS	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
ADS1292IPBS	ACTIVE	TQFP	PBS	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
ADS1292IPBSR	ACTIVE	TQFP	PBS	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION

## REEL DIMENSIONS

Texas Instruments





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION	
*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1291IPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2
ADS1292IPBSR	TQFP	PBS	32	1000	330.0	16.4	7.2	7.2	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Dec-2011



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1291IPBSR	TQFP	PBS	32	1000	346.0	346.0	33.0
ADS1292IPBSR	TQFP	PBS	32	1000	346.0	346.0	33.0

PBS (S-PQFP-G32)

PLASTIC QUAD FLATPACK



B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated